TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    CDCLVP111-EP: LVDS Input to CDCLVP111-EP 0 Locked

    261 views
    1 reply
    Latest over 1 year ago
    by Andrea Vallenilla
  • Suggested Answer

    LMK00334: LMK00334 : Can i keep unused voltage supply rails unconnected. 0 Locked

    284 views
    2 replies
    Latest over 1 year ago
    by William Pfennigwerth
  • Suggested Answer

    LMK1D1204: lmk1d1204rgtt thermal resistance 0 Locked

    220 views
    1 reply
    Latest over 1 year ago
    by Andrea Vallenilla
  • Answered

    LMK1D1216EVM: 3D model 0 Locked

    229 views
    1 reply
    Latest over 1 year ago
    by Andrea Vallenilla
  • Suggested Answer

    BQ32002: auto grade device 0 Locked

    188 views
    1 reply
    Latest over 1 year ago
    by Noel Fung
  • Suggested Answer

    LMX2694-EP: SYNC Implementation with AFE7953 Sync mode with FPGA 0 Locked

    254 views
    1 reply
    Latest over 1 year ago
    by vicente flores prado
  • Suggested Answer

    LMX2694EPEVM: PDF Schematic file for reference 0 Locked

    260 views
    1 reply
    Latest over 1 year ago
    by vicente flores prado
  • Suggested Answer

    LMK03328: Loss of Lock Readback Register 0 Locked

    297 views
    2 replies
    Latest over 1 year ago
    by Cris Kobierowski
  • Answered

    LMK5B33216: What is the purpose of the DPLLs preceding the APLLs 0 Locked

    974 views
    16 replies
    Latest over 1 year ago
    by Ali Ghorashi
  • Suggested Answer

    LMK5C33216EVM: Use LMK5C33216 EVM with GPS PPS as the reference clock 0 Locked

    721 views
    9 replies
    Latest over 1 year ago
    by Jennifer Bernal
  • Not Answered

    SA555: SA555 0 Locked

    234 views
    1 reply
    Latest over 1 year ago
    by Michael Hartshorne
  • Answered

    LMX2592: Register changes with new different values for the default bit values and also new parameters introduced in the different Datasheet Revisions 0 Locked

    323 views
    3 replies
    Latest over 1 year ago
    by Noel Fung
  • Suggested Answer

    LM567C: PWMed Input Signal 0 Locked

    241 views
    1 reply
    Latest over 1 year ago
    by Noel Fung
  • Not Answered

    LMX2492EVM: How to use ramp count with trigger 0 Locked

    337 views
    3 replies
    Latest over 1 year ago
    by vicente flores prado
  • Answered

    CDCE913: No output (stays low) on Y1-Y3 0 Locked

    377 views
    4 replies
    Latest over 1 year ago
    by Severin Getzner
  • Answered

    CDCE925: Internal load capacitance in Xtal mode 0 Locked

    720 views
    15 replies
    Latest over 1 year ago
    by Susumu Yukawa
  • Suggested Answer

    LM555QML: LM555H/883 0 Locked

    310 views
    1 reply
    Latest over 1 year ago
    by Zach Olson
  • Answered

    NE555: Min Pulse Width Needed to Initialize Timer 0 Locked

    730 views
    2 replies
    Latest over 1 year ago
    by Matt Calvo
  • Answered

    LMX2572: How to calculate the N divider value and PLL_NUM and PLL_DEN to get the desired output 0 Locked

    617 views
    3 replies
    Latest over 1 year ago
    by vicente flores prado
  • Suggested Answer

    CDCDB803: Can CKPWRGN_PD# be pulled high for non-smb operation 0 Locked

    222 views
    1 reply
    Latest over 1 year ago
    by Andrea Vallenilla
<>