TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] LMK5B33216: Determining impact of supply voltage noise and PSNR specification on output phase noise

    Timothy T
    Timothy T
    Part Number: LMK5B33216 This covers the math to simulate clock output phase noise noise as a result of voltage supply noise using PSNR and then creating a voltage supply noise mask based on your requirements. How to use PSNR data and input voltage…
    • 5 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?)

    Jennifer Bernal
    Jennifer Bernal
    Part Number: LMK5B33216 [DPLL Training Slides] The What-How of TI DPLLs_share, e2e.pdf
    • 5 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] PLLATINUMSIM-SW: PLL Training Material

    Dean Banerjee
    Dean Banerjee
    Part Number: PLLATINUMSIM-SW Attached is a detailed training on PLL Theory PLL Fundamentals Full Training (Public).pdf
    • 5 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] LMK5B33216: How to choose the loop bandwidth for your PLL

    Timothy T
    Timothy T
    Part Number: LMK5B33216 Here's some information on choosing a loop bandwidth for your PLL to optimize noise performance. The presentation starts with some general theory on noise and PLLs, discusses how to pick loop bandwidth for a "PLL/VCO optimized…
    • 5 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 9 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Replace Renesas & SiTime Data Center PCIe Clocking Solutions with TI Buffers & Oscillators. 0

    431 views
    0 replies
    Started 1 month ago
    by CP Ong
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    916 views
    1 reply
    Latest 5 months ago
    by Timothy T
  • Not Answered

    LMK1C1104: LMK1C1104 0

    2 views
    0 replies
    Started 1 hour ago
    by Evan Cornell
  • Not Answered

    LMK04828: clock configuration in Uboot on AFE8030 EVM 0

    37 views
    3 replies
    Latest 2 hours ago
    by vamsi bolla
  • Not Answered

    AM62A7-Q1: CAN clock source 0

    67 views
    7 replies
    Latest 3 hours ago
    by Anastas Yordanov
  • Not Answered

    LMX2820: SPI Programming Sequence 0

    1 view
    0 replies
    Started 4 hours ago
    by Vairamuthu G M
  • Not Answered

    LMX2572: Phase adjustment and MASH_SEED value 0

    4 views
    0 replies
    Started 5 hours ago
    by Alberto Burani
  • Not Answered

    LMK04828: Maximum OSCin frequency 0

    7 views
    0 replies
    Started 6 hours ago
    by Kevin Savage
  • Suggested Answer

    LMK04610: calculating the loopbandwidth 0

    40 views
    2 replies
    Latest 7 hours ago
    by gurudatta p
  • Not Answered

    LMK5B12212: for TI solution for SKY63104CA17670GFR. 0

    3 views
    0 replies
    Started 9 hours ago
    by Jenny Chen
  • Not Answered

    CDCLVP1102: Need life cycle expectancy data for the below part numbers 0

    11 views
    0 replies
    Started 9 hours ago
    by Kumar swamy
  • Not Answered

    CDCLVP1102: Need life cycle expectancy data for the below part numbers 0

    11 views
    0 replies
    Started 9 hours ago
    by Kumar swamy
  • Suggested Answer

    LMX2594: LMX2594: No-Assist VCO Calibration Fails to Lock at -30°C — Some Chips Lock While Others Don't on the Same Board 0

    360 views
    21 replies
    Latest 12 hours ago
    by qin yu
  • Not Answered

    LMK04832: PLL Failing to lock at certain phase detector frequencies 0

    28 views
    1 reply
    Latest 13 hours ago
    by Noel Fung
  • Not Answered

    LMK04832: No clock output when LMK04832 operates in Single Loop mode or Distribution 0

    22 views
    1 reply
    Latest 13 hours ago
    by Noel Fung
  • Suggested Answer

    LMX2594: phase synchronization of 2 LX2594 output 0

    35 views
    1 reply
    Latest 14 hours ago
    by Noel Fung
  • Suggested Answer

    CDCE6214: Clock problem 0

    138 views
    9 replies
    Latest 15 hours ago
    by Jaryd Dukes
  • Not Answered

    CDCDB800: [AGC ]CDCDB800RSLR design questions for AE confirmation 0

    16 views
    1 reply
    Latest 16 hours ago
    by Michael Srinivasan
  • Suggested Answer

    CDCE6214: Programming sequence 0

    34 views
    1 reply
    Latest 16 hours ago
    by Sandra Saba
  • Suggested Answer

    LMKDB1202: Cascade Questions 0

    56 views
    3 replies
    Latest 17 hours ago
    by Michael Srinivasan
>