TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: If the datasheet shows all 1’s and 0’s in the register maps, do I have to program them?

    Noel Fung
    Noel Fung
    Some registers in the register maps do not have configurable register bits but they are fixed to some 1's and 0's, do we have to program these registers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Can I modulate the internal VCO of a RF synthesizer?

    Noel Fung
    Noel Fung
    I want to do FM modulation with the internal VCO, is this possible? Can you tell me how to feed the modulation signal to the VCO?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a pulse width modulator (PWM) circuit using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LM293 How does the PWM example in the data sheet work? What are the limitations of the data sheet PWM example? Is there a way to improve linearity and duty cycle range?
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a-stable timer, oscillator, circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD4060B , CD4024B , CD4040B , CD4020B What is the difference between the part numbers? How is the output frequency and duty cycle set? Why…
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design monostable timer circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD74HC4060 , SN74LV8154 This FAQ covers mono-stable circuits using the LM555, NA555, NE555, SA555, and SE555 timers that are called LM, NA, NE…
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    228 views
    1 reply
    Latest 1 month ago
    by Timothy T
  • Not Answered

    LMK3H0102: FTDI Interface is disabled 0

    4 views
    0 replies
    Started 16 minutes ago
    by 3983096
  • Suggested Answer

    CDCE6214: CDCE6214 on custom board—OUT4 and Y0 not toggling (PRIREF vs SECREF input difference vs TMDS64EVM) 0

    17 views
    1 reply
    Latest 7 hours ago
    by Sandra Saba
  • Not Answered

    CDCE6214: Oscillator probing issue with CDCLVC1310RHBR & CDCE6214RGET (ASDMB-25.000MHZ-LY-T) 0

    57 views
    4 replies
    Latest 7 hours ago
    by Sandra Saba
  • Not Answered

    LMX2491: LMX2491/2 External Trigger Issues 0

    35 views
    3 replies
    Latest 9 hours ago
    by ACF
  • Suggested Answer

    CDCLVC1310: Why is the clock not observable directly at MEMS oscillator output, but present after single‑ended buffer? 0

    94 views
    7 replies
    Latest 16 hours ago
    by vicente flores prado
  • Answered

    LMK1C1102: Could you provide the IBIS model for the LMK1C1102PWR? 0

    27 views
    2 replies
    Latest 1 day ago
    by shirakata.yuto
  • Suggested Answer

    LMKDB1202: Does the Automatic Output Disable depend only on the currently selected input? 0

    31 views
    1 reply
    Latest 1 day ago
    by vicente flores prado
  • Answered

    CDCE913: Regarding the Power-Up Sequence 0

    66 views
    3 replies
    Latest 1 day ago
    by Sandra Saba
  • Not Answered

    LMK05318BEVM: BAW not lock after status read 0

    282 views
    11 replies
    Latest 2 days ago
    by Akshay Rathod
  • Suggested Answer

    SN74SSQEC32882: IBIS model 0

    68 views
    4 replies
    Latest 2 days ago
    by vicente flores prado
  • Not Answered

    LMK5B33414: Sub-ns synchronization of two independent 10 MHz clocks GNSS-referenced 0

    56 views
    2 replies
    Latest 2 days ago
    by Connor Lewis
  • Not Answered

    LMK04828: LMK04828BISQE/NOPB consult 0

    28 views
    1 reply
    Latest 2 days ago
    by Michael Srinivasan
  • Suggested Answer

    LMX2694-EP: Pout with temperature 0

    46 views
    1 reply
    Latest 2 days ago
    by Noel Fung
  • Suggested Answer

    LMX1205: LMX1205 output power vs. temperature 0

    44 views
    2 replies
    Latest 2 days ago
    by Noel Fung
  • Suggested Answer

    LMX2595: Generate 12.8GHz from LMX2595 using 10MHz as reference 0

    42 views
    1 reply
    Latest 2 days ago
    by Noel Fung
  • Suggested Answer

    LMK61E2: LMK61e2 frequency offset configuration 0

    24 views
    1 reply
    Latest 2 days ago
    by vicente flores prado
  • Answered

    CDCLVP111-SP: Group D Window and Date Code 0

    455 views
    13 replies
    Latest 5 days ago
    by Yohei Kusachi
  • Not Answered

    LMK5C22212A: Clock input and clock output voltage swing 0

    219 views
    13 replies
    Latest 5 days ago
    by Nija Mankodi
  • Answered

    LMK1D1208P: Input Voltage Specification 0

    76 views
    3 replies
    Latest 5 days ago
    by vicente flores prado
>