TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: If the datasheet shows all 1’s and 0’s in the register maps, do I have to program them?

    Noel Fung
    Noel Fung
    Some registers in the register maps do not have configurable register bits but they are fixed to some 1's and 0's, do we have to program these registers?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Can I modulate the internal VCO of a RF synthesizer?

    Noel Fung
    Noel Fung
    I want to do FM modulation with the internal VCO, is this possible? Can you tell me how to feed the modulation signal to the VCO?
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a pulse width modulator (PWM) circuit using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LM293 How does the PWM example in the data sheet work? What are the limitations of the data sheet PWM example? Is there a way to improve linearity and duty cycle range?
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a-stable timer, oscillator, circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD4060B , CD4024B , CD4040B , CD4020B What is the difference between the part numbers? How is the output frequency and duty cycle set? Why…
    • Answered
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design monostable timer circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD74HC4060 , SN74LV8154 This FAQ covers mono-stable circuits using the LM555, NA555, NE555, SA555, and SE555 timers that are called LM, NA, NE…
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Replace Renesas & SiTime Data Center PCIe Clocking Solutions with TI Buffers & Oscillators. 0

    1412 views
    0 replies
    Started 6 months ago
    by CP Ong
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    1505 views
    1 reply
    Latest 10 months ago
    by Timothy T
  • Not Answered

    LMK03318: Register Map in Data Sheet vs. Exported Hex Values from TICS 0

    64 views
    6 replies
    Latest 30 minutes ago
    by Sandra Saba
  • Not Answered

    CDCE6214: CDCE6214 Use cases - fall back mode support as production operating mode? 0

    8 views
    0 replies
    Started 46 minutes ago
    by Matthew Hardeman
  • Not Answered

    LMK00334: The Clock solution for INTEL Q670 0

    5 views
    0 replies
    Started 6 hours ago
    by Zhang Liang
  • Not Answered

    LMK1D1208EVM: Proper input and output terminations of LMK1D1204 with single-ended sine wave input 0

    111 views
    4 replies
    Latest 6 hours ago
    by Noman Paracha
  • Not Answered

    BQ32000: Real-Time Clock(RTC) 0

    4 views
    0 replies
    Started 9 hours ago
    by GARETH OU
  • Not Answered

    LMK05318B: Unexpected 1PPS Phase Offset Between PRIREF and OUT7 0

    415 views
    24 replies
    Latest 9 hours ago
    by Octo Halsema
  • Suggested Answer

    LMX2595: FET/active component differences between the internal VCOs 0

    26 views
    1 reply
    Latest 13 hours ago
    by Noel Fung
  • Not Answered

    CDCE6214-Q1: CDCE6214 0

    42 views
    3 replies
    Latest 15 hours ago
    by linli shi
  • Not Answered

    LMX2572LP: Phase Noise Limitations 0

    15 views
    0 replies
    Started 17 hours ago
    by Evan McAuliffe
  • Suggested Answer

    CDCDB803: The technology issue for CDCDB803ERSLR 0

    22 views
    1 reply
    Latest 17 hours ago
    by Michael Srinivasan
  • Not Answered

    CDCLVC1104: Clock fanout timing limits for STM32H743 SAI outputs 0

    33 views
    0 replies
    Started 3 days ago
    by Jonathan Reichardt
  • Answered

    LMK5C23208A: IDD_DPLL supply pin 0

    38 views
    1 reply
    Latest 3 days ago
    by Jaryd Dukes
  • Not Answered

    LMK03001: The value and variation of the internal pull-up resistor 0

    28 views
    1 reply
    Latest 4 days ago
    by Sandra Saba
  • Suggested Answer

    LMX2592EVM: Spurs at multiples of 200 Hz offset from carrier when using external reference signal 0

    302 views
    12 replies
    Latest 4 days ago
    by Noman Paracha
  • Not Answered

    BQ4802LY: Questions on BVF Timing and Crystal Accuracy of BQ4802LY 0

    99 views
    3 replies
    Latest 4 days ago
    by Ryu Yamashita
  • Suggested Answer

    LMX2820: No output detected after calibration 0

    92 views
    2 replies
    Latest 4 days ago
    by Noel Fung
  • Not Answered

    LMK5B33216: USB2ANY connection issue 0

    164 views
    5 replies
    Latest 4 days ago
    by Jaryd Dukes
  • Suggested Answer

    TLC2932A: ESD Information 0

    54 views
    2 replies
    Latest 5 days ago
    by PaulM
>