TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: If the datasheet shows all 1’s and 0’s in the register maps, do I have to program them?

    Noel Fung
    Noel Fung
    Some registers in the register maps do not have configurable register bits but they are fixed to some 1's and 0's, do we have to program these registers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Can I modulate the internal VCO of a RF synthesizer?

    Noel Fung
    Noel Fung
    I want to do FM modulation with the internal VCO, is this possible? Can you tell me how to feed the modulation signal to the VCO?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a pulse width modulator (PWM) circuit using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LM293 How does the PWM example in the data sheet work? What are the limitations of the data sheet PWM example? Is there a way to improve linearity and duty cycle range?
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design a-stable timer, oscillator, circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD4060B , CD4024B , CD4040B , CD4020B What is the difference between the part numbers? How is the output frequency and duty cycle set? Why…
    • Answered
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] How do I design monostable timer circuits using LMC555, TLC555, LM555, NA555, NE555, SA555, or SE555?

    Ron Michallick
    Ron Michallick
    Other Parts Discussed in Thread: LMC555 , NE555 , LM555 , NA555 , TLC551 , SE555 , TLC552 , TLC555 , SA555 , CD74HC4060 , SN74LV8154 This FAQ covers mono-stable circuits using the LM555, NA555, NE555, SA555, and SE555 timers that are called LM, NA, NE…
    • over 6 years ago
    • Clock & timing
    • Clock & timing forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    [FAQ] The What and How of TI DPLLs (What is a DPLL? How does a DPLL work?) 0

    160 views
    1 reply
    Latest 19 days ago
    by Timothy T
  • Not Answered

    LMK04828: LMK Programming failed in U-boot 0

    11 views
    0 replies
    Started 1 hour ago
    by Thaniyel J
  • Not Answered

    LMK04832: Assistance needed in creating 384MHz in single loop mode 0

    57 views
    4 replies
    Latest 3 hours ago
    by Semion Nemirovsky
  • Not Answered

    LMK04828: LMK04828: Programming and clock output issue 0

    66 views
    3 replies
    Latest 11 hours ago
    by Michael Srinivasan
  • Suggested Answer

    TPS3808-Q1: TPS3808G01QDBVRQ1 with 220kohms leakage resistance at CT Pin 0

    20 views
    1 reply
    Latest 16 hours ago
    by Henry Naguski
  • Suggested Answer

    LMX2594: LMX2594 Segments table rule 0

    29 views
    1 reply
    Latest 1 day ago
    by Noel Fung
  • Not Answered

    LMK5C22212A: Clock input and clock output voltage swing 0

    99 views
    6 replies
    Latest 1 day ago
    by Nija Mankodi
  • Suggested Answer

    CDCE6214: Example C code 0

    23 views
    1 reply
    Latest 1 day ago
    by Sandra Saba
  • Not Answered

    DP83TD510E: power up timing - supply ramp rate 0

    59 views
    2 replies
    Latest 1 day ago
    by Hillman Lin
  • Answered

    LMK05028: Adjustment to zero delay phase offset is reverted after input reference clock is disconnected and reconnected 0

    110 views
    3 replies
    Latest 2 days ago
    by Rick Lin
  • Answered

    CDCM6208V2G: PLL feedback divider combination 0

    94 views
    4 replies
    Latest 2 days ago
    by Sandra Saba
  • Suggested Answer

    CDCE62002EVM: Configuration and programming 0

    131 views
    5 replies
    Latest 2 days ago
    by Sandra Saba
  • Answered

    LMX2694-EP: Cold sparing OSCIN_P / N inputs 0

    47 views
    1 reply
    Latest 3 days ago
    by Noel Fung
  • Not Answered

    TLC555: On the Proper Use of Calculation Formulas 0

    63 views
    2 replies
    Latest 4 days ago
    by Ron Michallick
  • Not Answered

    SE555: As for static current consumption 0

    72 views
    2 replies
    Latest 4 days ago
    by Ron Michallick
  • Suggested Answer

    AM625: Request for Assistance in Increasing Inter-byte Gap to 250 ns for 25 MHz SPI on TI AM625 SK with DMA Enabled (SDK 09.02.01.09) 0

    142 views
    5 replies
    Latest 6 days ago
    by Vaibhav Kumar
  • Not Answered

    LMX2594: LMX2594 synchronization cannot be locked 0

    47 views
    0 replies
    Started 7 days ago
    by jeno.zhang
  • Not Answered

    LMK05028: LOS_TCXO status alarm 0

    51 views
    2 replies
    Latest 8 days ago
    by Takumi Suzuki1
  • Not Answered

    LMK05028: TICS Pro - load register map 0

    50 views
    1 reply
    Latest 8 days ago
    by Connor Lewis
  • Not Answered

    LMK04832: TICS PRO - frequency planner 0

    81 views
    3 replies
    Latest 8 days ago
    by Michael Srinivasan
>