This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi all,
I have two different custom pcbs which are one of them has ds90ub927q-q1 FPD LINK III Serializer and the other has ds90ub928 FPD LINK III Deserializer ICs. I can completely read and write all registers via iic channels.
My system diagram shown like below,
In test pattern mode, When i try to get test pattern image, every time i get that screen which is shown below. Is there any suggestion for that sissue?
In normal datapass mode, I get some color mismatch problems which are shown below,
DS90UB927 design;
DS90UB928 design;
Hello Oguzhan,
These buffers DS25BR120 and DS25BR110 can not be used in the FPD-Link channel since they are unidirectional. FPD-Link is a bidirectional protocol and the deserializer has its own equalization to compensate for channel loss. I think it is likely that there are some link issues getting caused by having these parts in the middle
Best Regards,
Casey
Hello Casey,
Firstly, thank you for your response. Unfortunately, there is no effect to eject DS25BR120 and 110.
I have ds90ub927q-evm board and I have already tested receiver side using 927evm board and image on the screen looks properly. I think, there is a problem on Serializer side.
Hello Oguzhan,
These parts are tested as point to point links and cannot have any devices (buffers or retimers in the middle)
Thanks
Vijay
Hi Vijay,
Thank you for your reply. There arent any changes on screen between with buffer and without buffer. I couldnt find any solution..
Hi Oguzhan,
May I know why you are using the buffer between the link?
Aaron
Hello Aaron Heng
I used it to increase the communication range but it isnt neccessary for fpd link iii. But it can be used when interface is Fpd link ii. (https://www.ti.com/lit/an/snla111a/snla111a.pdf?ts=1591463249623&ref_url=https://www.ti.com/product/DS25BR120)
Hi all,
Finally, I could solve the problem but I dont know how it was solved.
I am using 24-bit color (8-bit RGB) and VESA bit mapping. Reserved bit (bit27) was logic low in my fpga design. I decided to change reserved bit status as high state and problem solved. Let us know, if you know how it works.
Thank you all.