TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DP83867IS: About the RX_CLK. 0 Locked

    153 views
    1 reply
    Latest over 2 years ago
    by Melissa Chang
  • Suggested Answer

    DS320PR1601RSCEVM: The design file for DS320PR1601RSCEVM 0 Locked

    279 views
    1 reply
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    DS320PR1601: The design source file for DS320PR1601: 0 Locked

    370 views
    1 reply
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    SN65LVDS352: SN65LVDS352: Switching characteristic 0 Locked

    157 views
    1 reply
    Latest over 2 years ago
    by Joshua Salinas
  • Not Answered

    TUSB212: could the device regular the signal when the host and salve communicate with each other at the beginning 0 Locked

    193 views
    3 replies
    Latest over 2 years ago
    by Ryan Kitto
  • Suggested Answer

    SN65DP159: TMDS_CLOCK_RATIO_STATUS issue 0 Locked

    170 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Not Answered

    TPD4E05U06: process check 0 Locked

    239 views
    1 reply
    Latest over 2 years ago
    by McKenzie Eaker
  • Suggested Answer

    DS90UB941AS-Q1: deserializer FPDLINK3 to MIPI DSI 0 Locked

    420 views
    1 reply
    Latest over 2 years ago
    by Josh Baik
  • Suggested Answer

    TIC12400-Q1: TIC12400-Q1 INx pins external pull up or pull down requirement 0 Locked

    378 views
    11 replies
    Latest over 2 years ago
    by Jonathan Nerger
  • Answered

    TCAN4550EVM: Rx FIFO 0 overflow error 0 Locked

    1054 views
    5 replies
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    TPD12S016PWREVM: TPD12S016PWR 0 Locked

    174 views
    1 reply
    Latest over 2 years ago
    by Kuno Wu
  • Answered

    TSB41BA3F-EP: Backwards compatibility of revision F to A & B 0 Locked

    252 views
    2 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Not Answered

    DP83TD510E-EVM: DP83TD510E: Resistors of the Termination Circuit in DP83TD510E-EVM 0 Locked

    416 views
    7 replies
    Latest over 2 years ago
    by Hillman Lin
  • Suggested Answer

    DS160PT801: DS160PT801 0 Locked

    167 views
    1 reply
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    DS160PT801: Full data sheet needed for modeling 0 Locked

    185 views
    1 reply
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    DS90UB947-Q1: Register:0x5A 's value will change to 0x00 auto automatically 0 Locked

    482 views
    11 replies
    Latest over 2 years ago
    by Gil Abarca Ramos
  • Answered

    DP83869HM: Clock Jitter Specification for DP83869 0 Locked

    493 views
    9 replies
    Latest over 2 years ago
    by Brendan Toy
  • Suggested Answer

    THVD1551: Protection circuit 0 Locked

    282 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Suggested Answer

    TCAN1043A-Q1: difference A and non-A 0 Locked

    153 views
    1 reply
    Latest over 2 years ago
    by Tyler Townsend
  • Suggested Answer

    HD3SS3212-Q1: Can this model be used for PCIE 1:2 0 Locked

    232 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
<>