TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TUSB321AI: Interface forum 0 Locked

    57 views
    1 reply
    Latest 3 months ago
    by Ryan Kitto
  • Suggested Answer

    SN74AXC4T774: Monolithic or non-Monolithic for SN74AXC4T774BQBR 0 Locked

    67 views
    1 reply
    Latest 3 months ago
    by Joshua Salinas
  • Suggested Answer

    SN65HVD256: Spice model request 0 Locked

    57 views
    1 reply
    Latest 3 months ago
    by Michael Ikwuyum
  • Suggested Answer

    DS92CK16: DS92CK16 0 Locked

    53 views
    1 reply
    Latest 3 months ago
    by Parker Dodson
  • Suggested Answer

    TUSB8043A: Example configuration data 0 Locked

    57 views
    1 reply
    Latest 3 months ago
    by Brian Zhou
  • Suggested Answer

    TUSB8044A: USB 3.0 Hub Not Functioning – Issue with TUSB8044AIRGCR & AT24C04D 0 Locked

    215 views
    1 reply
    Latest 3 months ago
    by Brian Zhou
  • Suggested Answer

    TCAN1042HG-Q1: Question about differential input resistance 0 Locked

    54 views
    1 reply
    Latest 3 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TUSB4041I-Q1: Schematic Review Request – USB Hub Design (TUSB4041IPAPRQ1) 0 Locked

    180 views
    4 replies
    Latest 3 months ago
    by Vandana D
  • Answered

    DS90UB954-Q1: AEQ status understanding (adaptive equalization status on FPDLinkIII) 0 Locked

    111 views
    2 replies
    Latest 3 months ago
    by Amotz kats
  • Answered

    TLIN1021A-Q1: No state transition from unpowered to sleep since TLIN? 0 Locked

    111 views
    3 replies
    Latest 3 months ago
    by Yoshikazu Kawasaki
  • Suggested Answer

    AM26C31: 2ch Solution 0 Locked

    110 views
    2 replies
    Latest 3 months ago
    by BOBBY
  • Answered

    SN75LVPE802: Redriver placement 0 Locked

    81 views
    1 reply
    Latest 3 months ago
    by Evan Su
  • Answered

    DS560DF810EVM: request for the dsn brd. 0 Locked

    92 views
    3 replies
    Latest 3 months ago
    by Evan Su
  • Suggested Answer

    DP83TC817S-Q1: TSN Ethernet Application Check 0 Locked

    84 views
    1 reply
    Latest 3 months ago
    by Evan Su
  • Not Answered

    DP83825I: DP83825I in omap-L138 0 Locked

    314 views
    14 replies
    Latest 3 months ago
    by Gerome Cacho
  • Not Answered

    ONET1151L: ONET1151LRGET 0 Locked

    59 views
    1 reply
    Latest 3 months ago
    by Evan Su
  • Suggested Answer

    DP83869HM: Reference design for implementing synchronous Ethernet using DP83869HM 0 Locked

    103 views
    1 reply
    Latest 3 months ago
    by Gerome Cacho
  • Answered

    TUSB8041EVM: Altium Designer files 0 Locked

    86 views
    3 replies
    Latest 3 months ago
    by Brian Zhou
  • Suggested Answer

    TUSB8044AEVM: Altium Designer files 0 Locked

    77 views
    2 replies
    Latest 3 months ago
    by Brian Regalado
  • Suggested Answer

    TUSB1042I: PHY interface "10G-USXGMII" compatible MUX 0 Locked

    168 views
    4 replies
    Latest 3 months ago
    by Rami Mooti1
<>