TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DS250DF230: DS250DF250 comments in the absolute rating table. 0 Locked

    151 views
    1 reply
    Latest over 3 years ago
    by Drew Miller1
  • Not Answered

    DS90UB925Q-Q1: Are there any products with pattern function in DS90UB925Q-Q1? 0 Locked

    179 views
    1 reply
    Latest over 3 years ago
    by Shu Huang
  • Not Answered

    TCAN4550EVM: Trouble interfacing with MCU 0 Locked

    275 views
    1 reply
    Latest over 3 years ago
    by Eric Schott1
  • Suggested Answer

    i2C accelerator 0 Locked

    352 views
    2 replies
    Latest over 3 years ago
    by BOBBY
  • Answered

    TCA9535: Searching TI solution 0 Locked

    158 views
    1 reply
    Latest over 3 years ago
    by Rosemary Sanchez
  • Not Answered

    SN65DSI86: dsi don't display to monitor 0 Locked

    307 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    DS90UB953-Q1: Output GPIO2 signal of 953 to GPIO4 of 960 0 Locked

    241 views
    3 replies
    Latest over 3 years ago
    by Justin Phan
  • Suggested Answer

    DS92LX1621: suggested equipment for testing the (LX16EVK01)development board 0 Locked

    300 views
    3 replies
    Latest over 3 years ago
    by Justin Phan
  • Answered

    SN65LVDS4: minimum propagation delay? 0 Locked

    365 views
    3 replies
    Latest over 3 years ago
    by Malik Barton57
  • Answered

    SN65DSI86: Material Difference Between MicroStar BGA and nfBGA 0 Locked

    337 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    THVD1550: Delay time between Enable, Tx and Rx 0 Locked

    219 views
    2 replies
    Latest over 3 years ago
    by Eric Hackett
  • Not Answered

    DS90UB960-Q1: 0x4d error bit 0 Locked

    270 views
    3 replies
    Latest over 3 years ago
    by Justin Phan
  • Answered

    FPC402: Current Output Drive Strength 0 Locked

    201 views
    1 reply
    Latest over 3 years ago
    by Nasser Mohammadi
  • Suggested Answer

    SN65DSI85: VGA bridge solution 0 Locked

    245 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    DS90UB960-Q1:Ds90ub960 + Ds90ub935 Initialization sequence 0 Locked

    503 views
    3 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Answered

    TVS2201: design review request 0 Locked

    203 views
    1 reply
    Latest over 3 years ago
    by Matt Smith
  • Answered

    DS90UH928Q-Q1: X, Static and Active of Serial Input 0 Locked

    229 views
    3 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    DS90UB926Q-Q1: Do we have DS90UB926Q-Q1 Pspice or TINA model for simulate ? 0 Locked

    228 views
    1 reply
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Answered

    DP83TC812S-Q1: PHY Driver Development using PDK QNX 0 Locked

    417 views
    3 replies
    Latest over 3 years ago
    by Alon Kopelman
  • Answered

    TPS25868-Q1: reverse current blocking 0 Locked

    362 views
    3 replies
    Latest over 3 years ago
    by Kuno Wu
<>