TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] RGMII Timing - Align and Shift mode

    Gokul Koraganji
    Gokul Koraganji
    Definitions: TX_DATA[3:0], TX_CLK (naming of TI Ethernet PHYs) are transmitted by the MAC/(Repeater PHY) and RX_DATA[3:0], RX_CLK (naming of TI Ethernet PHYs) are transmitted by Ethernet PHY. S.No Mode Definition 1 PHY: RX Align…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB933-Q1: DS90UB933-Q1 and DS90UB913A-Q1 MODE Decode

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB933-Q1 Other Parts Discussed in Thread: DS90UB913A-Q1 , How do I determine if the DS90UB933-Q1 or DS90UB913A-Q1 device is operating in RAW10, RAW12LF, or RAW12HF through registers?
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Demystifying Surge Protection

    Matt Smith
    Matt Smith
    Please refer to the links below to access our content related to Demystifying Surge Protection: Videos https://training.ti.com/getting-started-interface-protection White paper https://www.ti.com/lit/pdf/slyy152
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD Fundamentals Training

    Matt Smith
    Matt Smith
    Please refer to the links below to access our ESD Fundamentals training: Videos https://training.ti.com/getting-started-interface-protection Blog Posts Part 1: https://e2e.ti.com/blogs_/b/powerhouse/posts/esd-fundamentals-part-1-what-is…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: Key Collateral and FAQs

    Matt Smith
    Matt Smith
    Please use the links below to access our top collateral/FAQs to learn all about protection devices, ESD and surge standards, and how to properly protect your system from ESD and surge events. [FAQ] What TI ESD/TVS diode should I use to protect Interfaces…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select TI High Speed Mux devices?

    Brian Zhou
    Brian Zhou
    There are many Mux devices in TI high speed portfolio, sometimes it's not easy to select a right part for a particular application. This FAQ is used to help FAE or customer to choose the right Mux device based on Mux performance, channel numbers, protocols…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DP83TD510E-EVM: Schematic diagram and PCB layout in Altium format 0 Locked

    280 views
    2 replies
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Not Answered

    TCA9517-Q1: question about daisy chaining boards for I2C connection 0 Locked

    632 views
    2 replies
    Latest over 4 years ago
    by BOBBY
  • Answered

    ESDS304: 3.3V SPI Transient Protection Using TVS Diodes 0 Locked

    2237 views
    2 replies
    Latest over 4 years ago
    by Al
  • Suggested Answer

    HD3SS3202: USB 3.0 Muxing 0 Locked

    439 views
    1 reply
    Latest over 4 years ago
    by Malik Barton57
  • Answered

    DP83867IR: LED pin 0 Locked

    216 views
    1 reply
    Latest over 4 years ago
    by Adrian Kam
  • Suggested Answer

    DP83822I: MII mode 0 Locked

    261 views
    1 reply
    Latest over 4 years ago
    by Adrian Kam
  • Answered

    DP83848M: Topography of 50MHz clock 0 Locked

    246 views
    2 replies
    Latest over 4 years ago
    by Jan Switzky
  • Answered

    TUSB8042: IBIS models for TX/RX/D lines 0 Locked

    213 views
    2 replies
    Latest over 4 years ago
    by WST
  • Suggested Answer

    DS90UB933-Q1: PCLK questions 0 Locked

    230 views
    1 reply
    Latest over 4 years ago
    by Casey McCrea
  • Suggested Answer

    DS90UB953-Q1: DS90UB953-Q1 specification application issues 0 Locked

    141 views
    1 reply
    Latest over 4 years ago
    by Casey McCrea
  • Answered

    6GBs SAS to SATA bridge chip 0 Locked

    306 views
    1 reply
    Latest over 4 years ago
    by Malik Barton57
  • Not Answered

    TCAN4550: Schematic Review 0 Locked

    265 views
    6 replies
    Latest over 4 years ago
    by Eric Hackett
  • Answered

    TCAN4551-Q1: Distinguishing between Tx FIFO and Tx Queue topologies 0 Locked

    2124 views
    4 replies
    Latest over 4 years ago
    by Ed Goldstein
  • Suggested Answer

    DP83TG720S-Q1: TC10 compliant? 0 Locked

    304 views
    1 reply
    Latest over 4 years ago
    by Adrian Kam
  • Not Answered

    TCA9555: Different address and pin to pin solution 0 Locked

    198 views
    1 reply
    Latest over 4 years ago
    by Chris Ayoub
  • Not Answered

    TCAN4551-Q1: internal main regulator 0 Locked

    161 views
    1 reply
    Latest over 4 years ago
    by Chris Ayoub
  • Suggested Answer

    TCA9509: difference between TCA9509MRVHR and TCA9509RVHR 0 Locked

    246 views
    2 replies
    Latest over 4 years ago
    by Eric Hackett
  • Suggested Answer

    DP83825I: TDR test issue and Conflict between the Datasheet Register Map and the Application note issue 0 Locked

    685 views
    6 replies
    Latest over 4 years ago
    by Nikhil Menon
  • Suggested Answer

    SN55LVDS33-SP: Junction-to-Case (top) and Junction-to-Board Thermal Resistances 0 Locked

    349 views
    4 replies
    Latest over 4 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    SN65DSI86: Status Register does not show ERR without connecting mipi and edp signal 0 Locked

    192 views
    1 reply
    Latest over 4 years ago
    by David (ASIC) Liu
<>