TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TPS25830-Q1: Does this part support short to battery without external FET? 0 Locked

    149 views
    1 reply
    Latest over 4 years ago
    by Michael Tan
  • Answered

    TPS25810A-Q1: What's the difference between TPS25810A-Q1 and TPS25810-Q1? 0 Locked

    228 views
    1 reply
    Latest over 4 years ago
    by Emma Hoying
  • Suggested Answer

    TPS25810-Q1: Does this part support debug mode and audio mode? 0 Locked

    166 views
    1 reply
    Latest over 4 years ago
    by Emma Hoying
  • Answered

    tcht12024 0 Locked

    448 views
    7 replies
    Latest over 4 years ago
    by Arjun_Prakash
  • Answered

    TCAN4551-Q1: SPI communication not working 0 Locked

    664 views
    2 replies
    Latest over 4 years ago
    by John Chew
  • Not Answered

    TCA9802: TCA9802 current source issue 0 Locked

    365 views
    1 reply
    Latest over 4 years ago
    by BOBBY
  • Not Answered

    TCA9548A: TCA9548A series Connection 0 Locked

    380 views
    1 reply
    Latest over 4 years ago
    by BOBBY
  • Suggested Answer

    DP83848K: About Compliance test report 0 Locked

    318 views
    1 reply
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Not Answered

    TCA6416A: BGA version of TCA6416A 0 Locked

    309 views
    1 reply
    Latest over 4 years ago
    by Eric Hackett
  • Answered

    DS90UB954-Q1: test pattern generation 0 Locked

    1197 views
    16 replies
    Latest over 4 years ago
    by linhan zheng
  • Not Answered

    The delay value of this device is higher than the theoretical value 0 Locked

    307 views
    7 replies
    Latest over 4 years ago
    by Hao L
  • Suggested Answer

    XIO2001: VDD_15_COMB to high 0 Locked

    216 views
    4 replies
    Latest over 4 years ago
    by Nasser Mohammadi
  • Not Answered

    DS90UB953-Q1: ds90ub936 0 Locked

    341 views
    9 replies
    Latest over 4 years ago
    by Jiashow Ho
  • Suggested Answer

    XFP and SFP/SFP+ communication multi-rate compatible device 0 Locked

    653 views
    11 replies
    Latest over 4 years ago
    by Rodrigo Natal
  • Suggested Answer

    TVS0500: TI solution suggestion 0 Locked

    332 views
    3 replies
    Latest over 4 years ago
    by Matt Smith
  • Answered

    TUSB320: VBUS_DET pull up / Operating out of spec 0 Locked

    563 views
    3 replies
    Latest over 4 years ago
    by Malik Barton57
  • Suggested Answer

    SN75DPHY440SS: 40% of DPHY440 units lost one pack of HS data after LP communication on Lane 0 0 Locked

    274 views
    3 replies
    Latest over 4 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TDP142: difference between aux snoop enable and disable in GPIO mode 0 Locked

    1086 views
    4 replies
    Latest over 4 years ago
    by David (ASIC) Liu
  • Answered

    THVD8000: Max speed 0 Locked

    202 views
    2 replies
    Latest over 4 years ago
    by Hao L
  • Suggested Answer

    TMUXHS4412: Pin 42 - Reserved 4.7kOhm to GND? 0 Locked

    283 views
    4 replies
    Latest over 4 years ago
    by Brian Zhou
<>