TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TPD3S714-Q1: The TPD3S714-Q1 support USB3.0 ? 0 Locked

    223 views
    1 reply
    Latest over 4 years ago
    by Ziv Zhang
  • Answered

    TPS25830-Q1: What's the bandwidth of the data switch? 0 Locked

    228 views
    1 reply
    Latest over 4 years ago
    by Michael Tan
  • Answered

    TUSB7320: How to control TUSB7320 0 Locked

    564 views
    3 replies
    Latest over 4 years ago
    by JMMN
  • Suggested Answer

    DP83TG720S-Q1: Whether we have 1000M with 1588v2? 0 Locked

    408 views
    3 replies
    Latest over 4 years ago
    by Justin Lazaruk
  • Suggested Answer

    DP83TD510E-EVM: SPE cable 0 Locked

    415 views
    1 reply
    Latest over 4 years ago
    by Justin Lazaruk
  • Answered

    XIO2001: Firmware Version/Humidity Level File/Top marking information 0 Locked

    340 views
    3 replies
    Latest over 4 years ago
    by Nasser Mohammadi
  • Answered

    TCA9509: Sequence 0 Locked

    332 views
    2 replies
    Latest over 4 years ago
    by Takashi Yamaguchi
  • Answered

    DP83849I: Maximum internal clock frequency 0 Locked

    361 views
    1 reply
    Latest over 4 years ago
    by Gerome Cacho
  • Answered

    TPS65988: GPIO billboard event 0 Locked

    271 views
    1 reply
    Latest over 4 years ago
    by Hari Patel1
  • Answered

    DP83848Q-Q1: clock requirements for RMII mode 0 Locked

    454 views
    1 reply
    Latest over 4 years ago
    by Gerome Cacho
  • Suggested Answer

    SN65HVD234: why the Recessive voltage is not stable ? 0 Locked

    916 views
    10 replies
    Latest over 4 years ago
    by Eric Schott1
  • Answered

    TCA9548A: Maximum operating junction temperature 0 Locked

    347 views
    1 reply
    Latest over 4 years ago
    by Danny Bacic
  • Answered

    THVD1452: Pull up/down resistor 0 Locked

    512 views
    2 replies
    Latest over 4 years ago
    by Hao L
  • Not Answered

    Need 1Gb/s data transmission options 0 Locked

    170 views
    3 replies
    Latest over 4 years ago
    by Eric Hackett
  • Suggested Answer

    MAX3221: Internal Pull up? 0 Locked

    242 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    SN65HVD21M-EP: Confirm if this part Drivers Voltage Mode or Current Mode 0 Locked

    188 views
    1 reply
    Latest over 4 years ago
    by Clemens Ladisch
  • Answered

    TUSB320: I2C and GPIO Control pins--OUT1/ OUT2 Status 0 Locked

    640 views
    7 replies
    Latest over 4 years ago
    by Malik Barton57
  • Suggested Answer

    TUSB544: SLVS redriver 0 Locked

    1372 views
    6 replies
    Latest over 4 years ago
    by Brian Zhou
  • Answered

    DP83867E: immunity to a clock frequency offset of a link partner 0 Locked

    361 views
    3 replies
    Latest over 4 years ago
    by Justin Lazaruk
  • Not Answered

    TCAN4550: Leak current. 0 Locked

    212 views
    1 reply
    Latest over 4 years ago
    by Eric Hackett
<>