TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65DSI84: DSI tuner questions 0 Locked

    609 views
    1 reply
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    SN65DSI83-Q1: Can not install the DSI Tuner 0 Locked

    478 views
    1 reply
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Answered

    USB 3.1Gen2 or 3.1 10G controller IC (PCIe G3 x1 included). 0 Locked

    314 views
    3 replies
    Latest over 5 years ago
    by Brian Zhou
  • Answered

    DS160PR410: Pin_11 and Pin_18 VREG internal construction 0 Locked

    182 views
    2 replies
    Latest over 5 years ago
    by Davor Glisic
  • Answered

    DS90UB936-Q1: Lock signal during pattern generator output 0 Locked

    270 views
    1 reply
    Latest over 5 years ago
    by Casey McCrea
  • Answered

    TCA9548A: Is there internal pull-up voltage for those pin didn't pulled up by resistor? 0 Locked

    846 views
    9 replies
    Latest over 5 years ago
    by Miguel Robertson
  • Suggested Answer

    SN65HVD31: SN65HVD31 config to haft duplex 2 wires communication 0 Locked

    1765 views
    1 reply
    Latest over 5 years ago
    by Miguel Robertson
  • Answered

    TUSB1046-DCI: Type C suitable controller / without controller configuration 0 Locked

    299 views
    1 reply
    Latest over 5 years ago
    by Malik Barton57
  • Not Answered

    TUSB9261: Seeing slower read speeds than write speeds on USB3.0 interface. 0 Locked

    229 views
    1 reply
    Latest over 5 years ago
    by Malik Barton57
  • Answered

    DS250DF230: Request the orcad lib file. 0 Locked

    238 views
    3 replies
    Latest over 5 years ago
    by Nasser Mohammadi
  • Suggested Answer

    TPS65982: TPS65982 setting issue: Can't process DR swap to DFP 0 Locked

    455 views
    10 replies
    Latest over 5 years ago
    by Kedar_Sirdeshpande
  • Answered

    DP83848I: DP83848 LED_ACT LED frequency control 0 Locked

    302 views
    1 reply
    Latest over 5 years ago
    by Vikram Sharma
  • Not Answered

    DP83869HM: DP83869 Strap configuration and Schematic review 0 Locked

    1300 views
    1 reply
    Latest over 5 years ago
    by Vikram Sharma
  • Answered

    DS90UB949A-Q1EVM: How to connect SMA connectors 0 Locked

    2823 views
    24 replies
    Latest over 5 years ago
    by Casey McCrea
  • Answered

    HD3SS6126EVM: Eagle SCH and BRD files 0 Locked

    486 views
    5 replies
    Latest over 5 years ago
    by user6353791
  • Answered

    XIO2001: Do you have any plan to develop or release Successor product? 0 Locked

    236 views
    2 replies
    Latest over 5 years ago
    by Ryo Sugita
  • Answered

    DS90UB954-Q1: DS90UB954's CSI0_THS_PREP&CSI0_THS_ZERO parameter 0 Locked

    250 views
    4 replies
    Latest over 5 years ago
    by user6259789
  • Answered

    TS5USBC41: does FLT signal work when output disabled? 0 Locked

    329 views
    1 reply
    Latest over 5 years ago
    by Brian Zhou
  • Suggested Answer

    TL16C552: The customer wants TL16C552FN sample, but there is only TL16C552AFN on the sample system. What is the difference between the two?Is it interoperable? 0 Locked

    317 views
    2 replies
    Latest over 5 years ago
    by BOBBY
  • Answered

    TPD12S016: Can CT_HPD pin can connect to VCCA? 0 Locked

    761 views
    5 replies
    Latest over 5 years ago
    by Neil Chen
<>