TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB8041: Configuration of the HU IC and HD3SS3220 as DFP 0 Locked

    865 views
    8 replies
    Latest over 8 years ago
    by Juan Jose Frutos Andreu
  • Answered

    DS90UH927Q-Q1: UH927 and UH928 connector type change 0 Locked

    854 views
    10 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UB934-Q1: question about MIPI data conversion 0 Locked

    475 views
    1 reply
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DS90UB914A-Q1: Can UB953 camera used by DS90UB914A? 0 Locked

    537 views
    2 replies
    Latest over 8 years ago
    by Dawei Zhang
  • Suggested Answer

    DS90UB954-Q1: ds90ub954/953 image format related issue 0 Locked

    823 views
    6 replies
    Latest over 8 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DP83822I: EMI compliant 0 Locked

    529 views
    4 replies
    Latest over 8 years ago
    by NAOKI AOYAMA
  • Answered

    TUSB1044: TUSB1044 - About “FLIP/SCL” and “CTL0/SDA” pin at Vcc =0V 0 Locked

    615 views
    2 replies
    Latest over 8 years ago
    by Hide
  • Suggested Answer

    SN65DSI83: MIPI CSI-2 TO LVDS 0 Locked

    808 views
    1 reply
    Latest over 8 years ago
    by Ikechukwu Anyiam
  • Answered

    TPS65983B: GUI download 0 Locked

    505 views
    4 replies
    Latest over 8 years ago
    by fangbin
  • Answered

    TCA7408: Read from Register 0 Locked

    629 views
    2 replies
    Latest over 8 years ago
    by Hiroshi Sato
  • Answered

    LMH0346: The capacitance between FPGA and LMH0346 0 Locked

    673 views
    2 replies
    Latest over 8 years ago
    by leo xue
  • Answered

    DS90UB953-Q1: STP cable usage for DS90UB953 to DS90UB914 Seriliazer/Deserializer Combination 0 Locked

    796 views
    3 replies
    Latest over 8 years ago
    by Liam Keese
  • Answered

    MAX3232: DOUT short circuit 0 Locked

    681 views
    3 replies
    Latest over 8 years ago
    by KAEDE KUDO
  • Answered

    DP83867IRPAP-EVM: What is the recommend EVM to access for MDIO? 0 Locked

    572 views
    1 reply
    Latest over 8 years ago
    by Ross Pimentel
  • Answered

    DS90UB954-Q1: CSI-2 Synchronous back channel mode with STP 0 Locked

    1505 views
    3 replies
    Latest over 8 years ago
    by Liam Keese
  • Answered

    DP83848I: DP83848I connects to Gigabit RJ45 connector 0 Locked

    669 views
    1 reply
    Latest over 8 years ago
    by Ross Pimentel
  • Suggested Answer

    DS90UB934-Q1: Camera sync and multiplexing 0 Locked

    570 views
    1 reply
    Latest over 8 years ago
    by Liam Keese
  • Suggested Answer

    DP83848K: Reflow Profile 0 Locked

    371 views
    1 reply
    Latest over 8 years ago
    by Ross Pimentel
  • Suggested Answer

    DS90UB960-Q1: Cascaded AWR1243 data serialization for interface to Fusion board and TDA2Px 0 Locked

    547 views
    1 reply
    Latest over 8 years ago
    by Liam Keese
  • Suggested Answer

    DS90UB953-Q1: Cascaded AWR1243 data serialization for interface to Fusion board and TDA2Px 0 Locked

    1922 views
    7 replies
    Latest over 8 years ago
    by Liam Keese
<>