TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    DS100RT410 IBIS-AMI Model 0 Locked

    413 views
    1 reply
    Latest over 10 years ago
    by Michael Lu (Santa Clara)
  • Not Answered

    Deserializing a DDR signal 0 Locked

    399 views
    1 reply
    Latest over 10 years ago
    by Mark Sauerwald88474
  • Answered

    RGB to MIPI CSI2 0 Locked

    588 views
    1 reply
    Latest over 10 years ago
    by Elias Villegas M.
  • Not Answered

    TUSB2046B design issue 0 Locked

    477 views
    1 reply
    Latest over 10 years ago
    by Joel Jimenez0
  • Not Answered

    About tRNM of SN65LV1224B 0 Locked

    415 views
    1 reply
    Latest over 10 years ago
    by Satoshi
  • Not Answered

    Max. resolution support for DS90UB913Q... 0 Locked

    327 views
    1 reply
    Latest over 10 years ago
    by Mark Sauerwald88474
  • Not Answered

    Whats is the Maximum Link-Up time using Fast ANEG/Fast Force AMDIX after Power-up [TLK1xx] 0 Locked

    1721 views
    6 replies
    Latest over 10 years ago
    by Kummi
  • Not Answered

    DS90UH927 un-used LVDS input signals 0 Locked

    642 views
    3 replies
    Latest over 10 years ago
    by May Kimura
  • Not Answered

    SN65DSI85 REFCLK precision 0 Locked

    566 views
    4 replies
    Latest over 10 years ago
    by Kei Sato73562
  • Not Answered

    DS90UH949 INTB/REM_INTB 0 Locked

    751 views
    3 replies
    Latest over 10 years ago
    by Ryuuichi machida
  • Answered

    Programming TUSB9261 firmware with fixed serial number... 0 Locked

    1447 views
    4 replies
    Latest over 10 years ago
    by Peter Tseng
  • Not Answered

    DS100BR111's IBIS-AMI model error 0 Locked

    301 views
    1 reply
    Latest over 10 years ago
    by Michael Lu (Santa Clara)
  • Suggested Answer

    Question about SN65LVCP22 0 Locked

    453 views
    1 reply
    Latest over 10 years ago
    by Miguel Robertson
  • Answered

    TUSB2036 VID/PID Preset value 0 Locked

    772 views
    2 replies
    Latest over 10 years ago
    by Elias Villegas M.
  • Answered

    SN65HVD3080E DE and /RE connections 0 Locked

    587 views
    1 reply
    Latest over 10 years ago
    by Bart Stiller
  • Not Answered

    TCA6424A not responding, times out 0 Locked

    1114 views
    4 replies
    Latest over 10 years ago
    by Edward Averill
  • Answered

    DS32EL0421/0124 - Response of De-emphasis and Equalizer 0 Locked

    556 views
    2 replies
    Latest over 10 years ago
    by Hiroshi Katsunaga
  • Answered

    DS32EL0421/0124 - Recommended Start-up Sequence 0 Locked

    702 views
    4 replies
    Latest over 10 years ago
    by Hiroshi Katsunaga
  • Answered

    Does XIO2001 supports subtract mode fot POST communication. 0 Locked

    596 views
    2 replies
    Latest over 10 years ago
    by Ken Hashi
  • Answered

    HDMI to LVDS adapter on LCD 6.5" 400x240 pixels with LVDS input (DS90CR216AMTD) 0 Locked

    5636 views
    2 replies
    Latest over 10 years ago
    by Mike Wolfe
<>