TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB1210 DM HI status 0 Locked

    293 views
    1 reply
    Latest over 10 years ago
    by Mike Perkins
  • Answered

    TCA9554A - About “Vcc_RT” in the recommended supply sequencing and ramp rates 0 Locked

    892 views
    4 replies
    Latest over 10 years ago
    by Hide
  • Answered

    DS90UH929 EDID setting 0 Locked

    718 views
    3 replies
    Latest over 10 years ago
    by Ryuuichi machida
  • Answered

    TUSB1210 application 0 Locked

    761 views
    5 replies
    Latest over 10 years ago
    by Mike Perkins
  • Suggested Answer

    UART RS422 Interface (full Duplex) using SN65HVD1791 0 Locked

    6109 views
    1 reply
    Latest over 10 years ago
    by Miguel Robertson
  • Answered

    TUSB7320 / Use with FPGA as USB host 0 Locked

    1246 views
    8 replies
    Latest over 10 years ago
    by Elias Villegas M.
  • Not Answered

    DP83630 on U-boot: ETH0 shows PHY not found; ETH1 auto nego done link up, but not pingable. 0 Locked

    5731 views
    2 replies
    Latest over 10 years ago
    by Kevin Cheng72
  • Answered

    USB 2.0 2 downstream port support. 0 Locked

    547 views
    2 replies
    Latest over 10 years ago
    by Elias Villegas M.
  • Answered

    DS90UB926 0 Locked

    3641 views
    12 replies
    Latest over 10 years ago
    by Thomas Feller
  • Not Answered

    Configurable Differential/Single-ended Receiver ? 0 Locked

    723 views
    2 replies
    Latest over 10 years ago
    by Andrew La Pietra
  • Answered

    DP83848, TLK105/TLK106, TLK110 - Ethercat supporting 0 Locked

    2192 views
    3 replies
    Latest over 10 years ago
    by Hirotaka Matsumoto
  • Not Answered

    TFP401 HDMI resolution information for Bosch 0 Locked

    532 views
    2 replies
    Latest over 10 years ago
    by Barry Xiao
  • Answered

    AM26LV32 Termination Register 0 Locked

    1610 views
    10 replies
    Latest over 10 years ago
    by Hidetoshi Matsunami
  • Answered

    HDMI maximum cable distance with TPD12S521 on evm 8148 0 Locked

    1014 views
    2 replies
    Latest over 10 years ago
    by shawnstone
  • Answered

    TPD1E05U06DPY / Pin 1 index for DPY package 0 Locked

    791 views
    2 replies
    Latest over 10 years ago
    by S.Satoshi
  • Answered

    Question of TUSB2046B operation? 0 Locked

    584 views
    5 replies
    Latest over 10 years ago
    by Joel Jimenez0
  • Answered

    TUSB1210 can not receive USB packet 0 Locked

    534 views
    1 reply
    Latest over 10 years ago
    by Diego Cortes
  • Not Answered

    TUSB8040A1 DCP Profile 0 Locked

    588 views
    2 replies
    Latest over 10 years ago
    by konstantin Avdashenko
  • Answered

    TUSB7320 Driver for Linux3.4 0 Locked

    531 views
    1 reply
    Latest over 10 years ago
    by Roberto Diaz
  • Answered

    ONET1191P / acceptable low data rate 0 Locked

    2195 views
    8 replies
    Latest over 10 years ago
    by Alex Davidson
<>