TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    CD74AC151M96 0 Locked

    288 views
    1 reply
    Latest over 2 years ago
    by Malcolm Lyn
  • Suggested Answer

    CD74HC138M 0 Locked

    312 views
    1 reply
    Latest over 2 years ago
    by Malcolm Lyn
  • Suggested Answer

    SN74LVC2G08DCTR 0 Locked

    273 views
    1 reply
    Latest over 2 years ago
    by Malcolm Lyn
  • Suggested Answer

    SN74LVTH16244ADGGR 0 Locked

    221 views
    1 reply
    Latest over 2 years ago
    by Malcolm Lyn
  • Suggested Answer

    SN74LVC1G00DBVT 0 Locked

    314 views
    2 replies
    Latest over 2 years ago
    by Malcolm Lyn
  • Suggested Answer

    DS90UB948-Q1: DS90UB949TRGCRQ1 RL/IL channel budget 0 Locked

    329 views
    1 reply
    Latest over 2 years ago
    by Ikram Haque
  • Answered

    SN65LBC174: RS422 wire break with the SN65LBC174 transceiver 0 Locked

    530 views
    6 replies
    Latest over 2 years ago
    by BOBBY
  • Answered

    DS280MB810: Termination, Power Down, Mute Output, HI-Z 0 Locked

    744 views
    11 replies
    Latest over 2 years ago
    by Lucas Wolter
  • Answered

    THVD1424: Cable length vs. Data rate 0 Locked

    724 views
    4 replies
    Latest over 2 years ago
    by BOBBY
  • Suggested Answer

    TUSB8020B: USB 4 port down stream hub 0 Locked

    332 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    DP83TC812R-Q1: Output LPF 0 Locked

    247 views
    1 reply
    Latest over 2 years ago
    by David Creger
  • Not Answered

    DP83TC814S-Q1: CLKOUT pin output 0 Locked

    244 views
    1 reply
    Latest over 2 years ago
    by David Creger
  • Suggested Answer

    ADS1115IDGST 0 Locked

    310 views
    1 reply
    Latest over 2 years ago
    by Angel Rodriguez de San Miguel Bermudez
  • Not Answered

    DP83867IR: Max RGMII 1000M latencies for DP83867 0 Locked

    499 views
    5 replies
    Latest over 2 years ago
    by Hillman Lin
  • Suggested Answer

    DS90UB953A-Q1: Does ub953 support data transmission in this way? 0 Locked

    762 views
    9 replies
    Latest over 2 years ago
    by Zoe Bison
  • Not Answered

    DP83640: Disabling Synchronous Ethernet Mode after synchronized to PTP master 0 Locked

    517 views
    5 replies
    Latest over 2 years ago
    by Gerome Cacho
  • Answered

    TIOX1X2XEVM: Design Files 0 Locked

    415 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    TCA8418: TCA8418RTWR 0 Locked

    402 views
    1 reply
    Latest over 2 years ago
    by Tyler Townsend
  • Not Answered

    TIC12400: TIC12400 As HIGH SIDE AND LOW SIDE INPUT SENSE 0 Locked

    374 views
    1 reply
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    TVP5154: Inquiry regarding device recommendation 0 Locked

    310 views
    1 reply
    Latest over 2 years ago
    by Charles Tsai
<>