TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB2E221: Schematic review 0 Locked

    131 views
    3 replies
    Latest 3 months ago
    by Jeff YANG
  • Suggested Answer

    DS100MB203: Connecting two devices across a connector 0 Locked

    114 views
    1 reply
    Latest 3 months ago
    by Charles
  • Suggested Answer

    TLK10031: Looking for 10G KR to 10G SR conversion to Interface with Fiber 0 Locked

    103 views
    1 reply
    Latest 3 months ago
    by Drew Miller1
  • Not Answered

    DP83867IR: power issue 0 Locked

    152 views
    6 replies
    Latest 3 months ago
    by Gregory Kobyakov
  • Suggested Answer

    FPC402: FPC402 Temperature Ratings during disable state while still powered 0 Locked

    91 views
    1 reply
    Latest 3 months ago
    by Charles
  • Suggested Answer

    TUSB8041: TUSB8041: Request TUSB80xx EEPROM Programmer software + user guide 0 Locked

    153 views
    3 replies
    Latest 3 months ago
    by Brian Zhou
  • Suggested Answer

    SN65DSI85: Can we support 1920*1080 60FPS 0 Locked

    135 views
    1 reply
    Latest 3 months ago
    by Ikram Haque
  • Answered

    TCAN1042HV: TCAN1042HV LTSPICE unencrypted model for ringing issue simulation? 0 Locked

    89 views
    3 replies
    Latest 3 months ago
    by Eric Hanisch
  • Answered

    DS90UB971-Q1: DS90UB971-Q1 Low temperature issue for -40 degree 0 Locked

    172 views
    5 replies
    Latest 3 months ago
    by Justin Phan
  • Answered

    AM3357: Inquiry on feasibility and pin assignment for 2-channel Ethernet and 1-channel EtherCAT implementation using AM3357 0 Locked

    115 views
    3 replies
    Latest 3 months ago
    by Anastas Yordanov
  • Suggested Answer

    LM62460: Design Review 0 Locked

    99 views
    2 replies
    Latest 3 months ago
    by Sourish Nandy
  • Not Answered

    TMDS1204: HDMI issue 0 Locked

    90 views
    3 replies
    Latest 3 months ago
    by David (ASIC) Liu
  • Suggested Answer

    TCA39306-Q1: Inquiry on PFAS-Free Status of TCA39306DCURQ1 0 Locked

    96 views
    1 reply
    Latest 3 months ago
    by Tyler Townsend
  • Answered

    TUSB501-Q1: Recommended setting of EQ/OS/DE 0 Locked

    126 views
    4 replies
    Latest 3 months ago
    by Vishesh Pithadiya
  • Not Answered

    XIO2001: Pin69 voltage abnormal 0 Locked

    87 views
    4 replies
    Latest 3 months ago
    by user5883945
  • Answered

    TS3DV642-Q1: Question regarding TS3DV642A0RUAR pin connections 0 Locked

    110 views
    1 reply
    Latest 3 months ago
    by Caroline Ormond
  • Suggested Answer

    TCAN1043A-Q1: Difference in rising and falling waveforms of the nFAULT terminal between tcan1043a-q1 and tcan1043-q1 0 Locked

    109 views
    1 reply
    Latest 3 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TFP410: AC coupling and impedance 0 Locked

    92 views
    1 reply
    Latest 3 months ago
    by David (ASIC) Liu
  • Not Answered

    DS320PR1601: Stable Gen5 link in this topology (Astera Labs PT5161LRS retimer + DS320PR1601ZDGR redriver) 0 Locked

    150 views
    3 replies
    Latest 3 months ago
    by Milosh Ivkovich
  • Not Answered

    DS320PR1601: DS320PR1601 - "Intel retimer common footprint compatible" 0 Locked

    70 views
    3 replies
    Latest 3 months ago
    by Milosh Ivkovich
<>