TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TXU0104: TXU0104 IQ check under OE pull low 0 Locked

    170 views
    8 replies
    Latest 3 months ago
    by Joshua Salinas
  • Suggested Answer

    TXS0206A: Is TXS0206A able to translate SDHC/SDXC card. (1.2 -> 1.8V/3.0V)? 0 Locked

    59 views
    3 replies
    Latest 3 months ago
    by Jack Guan
  • Suggested Answer

    TUSB8020B: How to enter low power mode 0 Locked

    132 views
    1 reply
    Latest 3 months ago
    by Brian Zhou
  • Suggested Answer

    DP83867E: RGMII interface Eye mask Constraints 0 Locked

    157 views
    1 reply
    Latest 3 months ago
    by Shane Hauser
  • Not Answered

    DP83826AE: DP83826AERHBR Schematic Review 0 Locked

    57 views
    1 reply
    Latest 3 months ago
    by Gregory Kobyakov
  • Not Answered

    SN65DPHY440SS: SN65DPHY440SSRHRT IBIS MODEL 0 Locked

    49 views
    1 reply
    Latest 3 months ago
    by David (ASIC) Liu
  • Suggested Answer

    TCAN1043A-Q1: CANH CANL short to supply/GND no nFault indication 0 Locked

    139 views
    5 replies
    Latest 3 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TLIN1029A-Q1: Operation in UV_sup<Vsup<Vsup(recommend) 0 Locked

    98 views
    3 replies
    Latest 3 months ago
    by Michael Ikwuyum
  • Answered

    TCAN4550: Test Register function in Test Mode 0 Locked

    137 views
    6 replies
    Latest 3 months ago
    by Jonathan Nerger
  • Answered

    TUSB211A-Q1: Ferrite Bead 0 Locked

    95 views
    1 reply
    Latest 3 months ago
    by Ryan Kitto
  • Answered

    DP83867IS: Inquiry on PHY Behavior and Required Handling When GMAC is Reset Without PHY Reset under SGMII 0 Locked

    484 views
    24 replies
    Latest 3 months ago
    by Yuuichi Asano
  • Suggested Answer

    DP83867IR: Regarding the inquiry on how to confirm that the DP83867IRRGZ has entered test mode 0 Locked

    136 views
    6 replies
    Latest 3 months ago
    by Boris liu
  • Suggested Answer

    DP83869HM: DP83869 is not working properly in 10/100MBPS 0 Locked

    153 views
    2 replies
    Latest 3 months ago
    by Ram Adhikari
  • Answered

    TS3DV642-Q1: Can SCL, SDA, HPD and CEC pins be treated as High-Speed pins. 0 Locked

    99 views
    2 replies
    Latest 3 months ago
    by RAJ KUMAR
  • Not Answered

    DP83867IR: Question about DP83867IR 0 Locked

    85 views
    1 reply
    Latest 3 months ago
    by Gregory Kobyakov
  • Suggested Answer

    TPS22920LEVM: Installing TPS22920YZPR into TPS22920LEVM 0 Locked

    60 views
    1 reply
    Latest 3 months ago
    by Rishika Patel
  • Not Answered

    TCAN1575-Q1: After configuring SWE_EN = 1 on TCAN1575-Q1, the transceiver fails to enter Sleep Mode. 0 Locked

    132 views
    5 replies
    Latest 3 months ago
    by Ethan Sempsrott
  • Not Answered

    DS90UB921-Q1: its detailed functionality and any schematic ref also how can one configure 0 Locked

    57 views
    1 reply
    Latest 3 months ago
    by Aaron Heng
  • Not Answered

    DS90UB927QEVM: DS90UB927-Q1 DS90UB927QEVM: DS90UB927QEVM Application . 0 Locked

    126 views
    9 replies
    Latest 3 months ago
    by Esther Chang
  • Not Answered

    DP83825I: TX output contains excessive harmonics, fail the 10Base-Te compliance test. 0 Locked

    74 views
    1 reply
    Latest 3 months ago
    by Gregory Kobyakov
<>