TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DS90UB925Q-Q1: Using FPD Link SERDES(DS90UB925Q or others) as generic SERDES components 0 Locked

    300 views
    6 replies
    Latest 3 months ago
    by Esther Chang
  • Not Answered

    DP83TC812R-Q1: False Carrier in DP83TC812 PHY 0 Locked

    89 views
    1 reply
    Latest 3 months ago
    by David Creger
  • Answered

    DP83826I: Deliveries with varying MSLs. 0 Locked

    91 views
    4 replies
    Latest 3 months ago
    by Shane Hauser
  • Not Answered

    TMDS181: TMDS181 - Request for Exact Register Sequences for Clock Counter (EyeScan Equivalent), Adaptive EQ Halt, and Fixed EQ Fallback 0 Locked

    141 views
    4 replies
    Latest 3 months ago
    by David (ASIC) Liu
  • Suggested Answer

    TLK111: bsdl file for TLK111 0 Locked

    68 views
    2 replies
    Latest 3 months ago
    by Charles
  • Suggested Answer

    DS90UB638-Q1: Pattern generation 0 Locked

    137 views
    1 reply
    Latest 3 months ago
    by Ethan Woods
  • Not Answered

    DP83869HM: vs DP83867E 0 Locked

    76 views
    1 reply
    Latest 3 months ago
    by Gregory Kobyakov
  • Suggested Answer

    DS90UB941AS-Q1: DS90UB941ASRTDRQ1 Device drivers needed 0 Locked

    235 views
    5 replies
    Latest 3 months ago
    by Gil Abarca Ramos
  • Answered

    DS90UB948-Q1: Reverse Channel SPI Write data rate ? 0 Locked

    96 views
    1 reply
    Latest 3 months ago
    by Nikolas Antonucci
  • Not Answered

    TUSB7340: Camera output issue 0 Locked

    79 views
    1 reply
    Latest 3 months ago
    by Brian Zhou
  • Not Answered

    DS90UB953-Q1: Please help provide the register configuration information for DS90UB953 0 Locked

    96 views
    2 replies
    Latest 3 months ago
    by Jorden Taylor
  • Answered

    TXG8122-Q1: Very compact design with TXG8122 and TXG1041 0 Locked

    157 views
    10 replies
    Latest 3 months ago
    by Joshua Salinas
  • Answered

    TCA9554: TI TCA9554 drop-in of NXP PCA9554 0 Locked

    137 views
    4 replies
    Latest 3 months ago
    by Tyler Townsend
  • Answered

    TCAN1145-Q1: The way to exit FRAME_OVF condition 0 Locked

    152 views
    3 replies
    Latest 3 months ago
    by Ethan Sempsrott
  • Not Answered

    DP83867IR: Cannot get MDIO/MDC Comms to work with Jetson AGX Orin 0 Locked

    141 views
    9 replies
    Latest 3 months ago
    by Shane Hauser
  • Suggested Answer

    TCA9539-Q1: GPIO processing speed of the TCA9539-Q1 I²C expander IC 0 Locked

    118 views
    2 replies
    Latest 3 months ago
    by Tyler Townsend
  • Suggested Answer

    P82B96: P82B96 with TCA9416 0 Locked

    197 views
    8 replies
    Latest 3 months ago
    by Tyler Townsend
  • Suggested Answer

    TCA9534A: Technical Query - TCA9534A 0 Locked

    140 views
    4 replies
    Latest 3 months ago
    by Tyler Townsend
  • Suggested Answer

    TCAN1044A-Q1: 500.000 Wake-Up cycles requirement at VW 0 Locked

    95 views
    1 reply
    Latest 3 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TCAN1462-Q1: Request for CAN FD Transceiver Recommendations (SAE J1939 / ISO 11898-2:2024)_TI 0 Locked

    98 views
    1 reply
    Latest 3 months ago
    by Michael Ikwuyum
<>