TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    FFF alternate for UC5180CQ part. 0 Locked

    171 views
    1 reply
    Latest over 2 years ago
    by Parker Dodson
  • Suggested Answer

    DS90UB941AS-Q1: Questions about the 941AS splitter mode 0 Locked

    261 views
    3 replies
    Latest over 2 years ago
    by Jack Scherlag
  • Suggested Answer

    SN65DSI84-Q1: Can SN65DSI84-Q1 support Side-by-side packing (Left/right full-frame from SOC) input and split the left video(for Display A) to LVDS A port output and Right video(for display B) to LVDS B port 0 Locked

    446 views
    3 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS25BR100: Device selection 0 Locked

    146 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Answered

    TUSB8020BEVM: TUSB8020B 0 Locked

    250 views
    5 replies
    Latest over 2 years ago
    by Louis Jenkins
  • Suggested Answer

    DS280DF810: Serdes lane extension solution 0 Locked

    390 views
    7 replies
    Latest over 2 years ago
    by Drew Miller1
  • Not Answered

    DP83TC811R-Q1: Link down during high temperature testing 0 Locked

    297 views
    5 replies
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    DP83TG720R-Q1: XO Requirement 0 Locked

    194 views
    1 reply
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Suggested Answer

    DS90UB940-Q1: BIST and CRC 0 Locked

    289 views
    1 reply
    Latest over 2 years ago
    by Ben Dattilo
  • Answered

    TCA9548A: Question about pull-up voltage 0 Locked

    551 views
    3 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Answered

    TPD4S311: Use SBU pin to protect CC 0 Locked

    224 views
    1 reply
    Latest over 2 years ago
    by Alex Liu
  • Answered

    SN65C1167: SN65C1167NSR being replaced with SN65C1167ENSR 0 Locked

    275 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    TMDS181: Disabling TMDS for the retimer acquisition period 0 Locked

    351 views
    6 replies
    Latest over 2 years ago
    by Laszlo Moczar
  • Not Answered

    DP83867CS: Absolute Maximum Ratings for SGMII RX DC Characteristics 0 Locked

    244 views
    1 reply
    Latest over 2 years ago
    by Alvaro (Al-vuh-roe) Reyes
  • Answered

    THVD2410V: Typical circuit for RS422 0 Locked

    1351 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    THVD8000 frequency settings for EN50065-1 0 Locked

    203 views
    1 reply
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    TUSB8044A: Documentation of the thermal design 0 Locked

    160 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Discussion

    TCAN4550-Q1: About CLKIN single-ended mode detection Locked

    237 views
    9 replies
    Latest over 2 years ago
    by Jonathan Nerger
  • Suggested Answer

    TPD1E10B06: Is this part correct for MCU GPIO ESD protection? 0 Locked

    787 views
    10 replies
    Latest over 2 years ago
    by Josh Prushing
  • Answered

    TIOL1123: Surge Test Setup - generator source impedance 0 Locked

    454 views
    4 replies
    Latest over 2 years ago
    by Jonathan Plenske
<>