TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How do I size my external RC components surrounding Auto-Bi Directional Translators to fit my System Requirements?

    Jack Guan
    Jack Guan
    Part Number: TXB0108 TXB0102 LSF0102 LSF0101 TXS0104E LSF0108 LSF0002 TXB0104 TXB0106 TXB0101 TXS0108E TXS0101 TXS0102 LSF0204 Tool/software: Auto Bi-Directional translators demand additional design considerations over other translators, such as external…
    • 4 months ago
    • Logic
    • Logic forum
  • [FAQ]: My simulation in ICS is very slow - how do I fix it?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ The two biggest causes of slow simulation are: Fast oscillators and switching signals Large simulation timescales (simulations that take 1+ seconds) If the simulation is utilizing a square wave with a period that is…
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] Are TPLDs pin-to-pin compatible with competitor devices?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ Numerous TPLD products are either pin to pin or layout compatible with competing products. Our products utilize standard, JEDEC packaging standards.
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] Can my TPLD be changed after programming?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ Once a TPLD is permanently programmed or “burned” through OTP, the design cannot be changed. If you wish to change your design after permanently programming an OTP part, a new, previously unprogrammed part must be used.
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] How is TPLD programmed?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ TPLD is programmed through SPI communication enabled by the programmer firmware and InterConnect Studio (ICS). Each TPLD device uses 5 pins to program the device: 4 pins for SPI communication and 1 pin (GPI) that provides a specific…
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] What do I use to program TPLD?

    Malcolm Lyn
    Malcolm Lyn
    Other Parts Discussed in Thread: TPLD1201 FAQ: TPLD > Current FAQ TPLD is programmed through our software tool, InterConnect Studio (ICS) , in combination with a TPLD programmer and EVM. TPLD programmers and EVMs can be found on the “Hardware development…
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] Can I permanently program TPLD in-system or in production myself?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ No, current devices do not support in-system or inline programming (support is planned for future devices). For large scale production, we recommend you have TI program the devices before shipping. Customers can program devices…
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] Can a third party program TPLD for me?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ Yes. Currently TI has enabled Dediprog to work as a third party for programming TPLD.
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] Can TI program TPLD for me?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ Customers can order devices for production through InterConnect Studio (ICS). TI can program devices (at no additional cost!) before shipping with the submitted design if the order quantity is one reel or more (3000 units). …
    • 6 months ago
    • Logic
    • Logic forum
  • [FAQ] Does TPLD have memory? What kind of memory does TPLD use?

    Malcolm Lyn
    Malcolm Lyn
    FAQ: TPLD > Current FAQ TPLD uses Floating-Gate One-Time Programmable (OTP) technology to program its parts, as opposed to other Non-Volatile Memory techniques such as eFuses or AntiFuses, or Volatile Memory technologies such as EEPROM or RAM. Floating…
    • 6 months ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TXS0206A: TXS0206A 0 Locked

    303 views
    1 reply
    Latest over 6 years ago
    by ShreyasRao
  • Suggested Answer

    No part no. 0 Locked

    306 views
    4 replies
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    SN74LVC8T245-Q1: ESD information not in datasheet 0 Locked

    339 views
    1 reply
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    SN74LV1T34: Quad or Octal SN74LV1T34 0 Locked

    597 views
    3 replies
    Latest over 6 years ago
    by Jorge Estrada
  • Suggested Answer

    SN74AVC4T774: SPI speed support and trace length estimate 0 Locked

    337 views
    2 replies
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    SN74LVC1G97: Need Thermal Resistance Details 0 Locked

    380 views
    2 replies
    Latest over 6 years ago
    by Benarji Nalamala
  • Answered

    LMV7239: Comparator Schematic review 0 Locked

    1547 views
    4 replies
    Latest over 6 years ago
    by Chuck Sins
  • Suggested Answer

    SN74LVC1G08: YZP-05 Pacakage dimension 0 Locked

    1262 views
    11 replies
    Latest over 6 years ago
    by Gerold Dhanabalan - Online Design Tools
  • Answered

    TXS0108E: Oscillation on RESET pin 0 Locked

    1060 views
    3 replies
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    SN74LVT125-Q1: Many Output Channels - Output Ripple 0 Locked

    1135 views
    8 replies
    Latest over 6 years ago
    by Jameson Richard
  • Suggested Answer

    SN74LVC1G17-Q1: Problem with the input and out for the single buffer schmitt-trigger 0 Locked

    2343 views
    3 replies
    Latest over 6 years ago
    by Emrys Maier
  • Answered

    SN74HC125: P2P solutions with reversed direction 0 Locked

    701 views
    1 reply
    Latest over 6 years ago
    by Emrys Maier
  • Suggested Answer

    SN74LVC1T45-Q1: Leakage current 0 Locked

    471 views
    5 replies
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    SN74LVC8T245: SN74LVC8T245DGVR connect exposed pad to GND? 0 Locked

    433 views
    1 reply
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    LSF0204: top marking risk 0 Locked

    574 views
    2 replies
    Latest over 6 years ago
    by ShreyasRao
  • Suggested Answer

    SN54HC02-SP: Space Pedigree 0 Locked

    614 views
    3 replies
    Latest over 6 years ago
    by Wade Vonbergen
  • Answered

    TXB0106: Could it apply to voltage level translation for RGB signal 0 Locked

    633 views
    3 replies
    Latest over 6 years ago
    by ShreyasRao
  • Answered

    SN74LV1T08: Are the inputs loaded if the device is not powered? 0 Locked

    393 views
    3 replies
    Latest over 6 years ago
    by Michael Von Ahnen
  • Suggested Answer

    TXB0304: Real maximum frequency 0 Locked

    459 views
    1 reply
    Latest over 6 years ago
    by ShreyasRao
  • Suggested Answer

    SN74LVT16245A: spurious ground bounce 0 Locked

    3001 views
    12 replies
    Latest over 6 years ago
    by Emrys Maier
<>