This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: AM3352 IBIS - DDR simulation

Part Number: AM3352

HI

We used AM3352BZCZD80 and want to make the simulation of DDR.

And the supporter who help us for simulating need some information as below

1. Controller model including package parts (need RLC data)

(e.g. single IBIS file including package parts)

(e.g. IBIS file w/o package parts, and need EBD/ PKG model)

2.  Controller specification
(e.g. Need CK timing, command-control-address timing,
read and write cycle timing of data strobe (DQS) and data (DQ/ DM))

3.  Controller driver model
(Controller Ron settings of CK/ ADD/ CMD & CTRL, model name must the
same as IBIS file)

4.  Controller driver and ODT model
(Controller driving settings of DQS/ DQ & DM with write cycle; ODT
settings of DQS & DQ with read cycle, model name must the same as
IBIS file)

5. DRAM MRS configuration and setting by controller (list as below)
(DRAM ODT settings of DQS/ DQ & DM with write cycle; driving
settings of DQS/ DQ with read cycle)

thank you.