This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/AM3352: DDR tuning issue

Part Number: AM3352

Tool/software: Code Composer Studio

Hi experts,

I came here for help again.

I'm using CCS V6 + XDS100V2 to debug AM3352 in the board designed by myself.  I followed the link below to do signal leveling for the DDR3 SDRAM. 

In step3, when I was trying to run "DDR3_slave_ratio_search_auto.out ", I got this error, can you give me some comments?

///////////////////////////////////////////////////////////////

Can't find a source file at "C:\Userdata\Subarctic\Frostbyte\DDR3AppNote\DDR3_Slave_ratio_search_auto_Polar_0_1\build\Debug/../DDR3_slave_ratio_search_auto_AM335x.c" 

Locate the file or edit the source lookup path to include its location.

///////////////////////////////////////////////////////////////

http://processors.wiki.ti.com/index.php/AM335x_DDR_PHY_register_configuration_for_DDR3_using_Software_Leveling

Thanks

Chris