AM3352: DDR clock problem

I found one of my prototypes have problem because DDR CLK & CLKn polarity are reversed. DDR_CK should be low during and after reset. DDR_CKn should be high during and after reset. 

But they are reversed. If someone can give me some suggestions or the only thing i can do is replace the CPU? 

Regards,

Wei