This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM3352: DDR size issue

Part Number: AM3352

Hello,

I use the DS_K4B4G1646D with AM3352, this DRAM is 4Gb but the processor detect only 512MiB.

  • Hoe can I debug this?

My start log is:

picocom v1.7

port is        : /dev/ttyUSB0
flowcontrol    : none
baudrate is    : 115200
parity is      : none
databits are   : 8
escape is      : C-a
local echo is  : no
noinit is      : no
noreset is     : no
nolock is      : no
send_cmd is    : sz -vv
receive_cmd is : rz -vv
imap is        : 
omap is        : 
emap is        : crcrlf,delbs,

Terminal ready
�CCCCCCCC
U-Boot SPL 2013.10-gc8185c4 (Jan 28 2016 - 10:46:57)
get_dpll_ddr_params
set_mux_conf_regs
--DEBUG-- Configuring i2c1 pinmux 
--DEBUG-- Configuring mii1 pinmux 
--DEBUG-- Configuring mmc0 pinmux 
--DEBUG-- Configuring mmc1 pinmux 
sdram_init 
am33xx_spl_board_init 
spl_board_init end 


U-Boot 2013.10-gc8185c4 (Jan 28 2016 - 10:46:57)

I2C:   ready
DRAM:  512 MiB
board_init 
NAND:  0 MiB
MMC:   OMAP SD/MMC: 0, OMAP SD/MMC: 1
*** Error - No Valid Environment Area found
*** Warning - bad CRC, using default environment

board_late_init 
Net:   board_eth_init 
<ethaddr> not set. Validating first E-fuse MAC
Could not get PHY for cpsw: addr 0
cpsw, usb_ether
Hit any key to stop autoboot:  3 prefetch abort
pc : [<00000004>]	   lr : [<9f764fa0>]
sp : 9f32ef18  ip : 00000020	 fp : 80814a88
r10: 80844f0c  r9 : 9f32ef38	 r8 : 4030cdcc
r7 : 000001f7  r6 : 9f371e38	 r5 : 00000000  r4 : 00000003
r3 : 00000000  r2 : 000001f7	 r1 : 00000426  r0 : 00000000
Flags: Nzcv  IRQs off  FIQs on  Mode SVC_32
Resetting CPU ...

resetting ...
CCCCCCCC
U-Boot SPL 2013.10-gc8185c4 (Jan 28 2016 - 10:46:57)
get_dpll_ddr_params
set_mux_conf_regs
--DEBUG-- Configuring i2c1 pinmux 
--DEBUG-- Configuring mii1 pinmux 
--DEBUG-- Configuring mmc0 pinmux 
--DEBUG-- Configuring mmc1 pinmux 
sdram_init 
am33xx_spl_board_init 
spl_board_init end 

My DTB manifest file is:

without-spi.dtb.dmg

My DRAM schematic are:

  • And the DTS as text format.

    without-spi.dts.txt
    Fullscreen
    1
    2
    3
    4
    5
    6
    7
    8
    9
    10
    11
    12
    13
    14
    15
    16
    17
    18
    19
    20
    21
    22
    23
    24
    25
    26
    27
    28
    29
    30
    31
    32
    33
    34
    35
    36
    37
    38
    39
    40
    41
    42
    43
    44
    45
    46
    47
    48
    49
    50
    51
    52
    53
    54
    55
    56
    57
    58
    59
    60
    61
    62
    63
    64
    65
    66
    67
    /dts-v1/;
    / {
    #address-cells = <0x1>;
    #size-cells = <0x1>;
    compatible = "ti,am335x-bone", "ti,am33xx";
    interrupt-parent = <0x1>;
    model = "Olimex AM335x SOM";
    chosen {
    };
    aliases {
    i2c0 = "/ocp/i2c@44e0b000";
    i2c1 = "/ocp/i2c@4802a000";
    i2c2 = "/ocp/i2c@4819c000";
    serial0 = "/ocp/serial@44e09000";
    serial1 = "/ocp/serial@48022000";
    serial2 = "/ocp/serial@48024000";
    serial3 = "/ocp/serial@481a6000";
    serial4 = "/ocp/serial@481a8000";
    serial5 = "/ocp/serial@481aa000";
    d_can0 = "/ocp/d_can@481cc000";
    d_can1 = "/ocp/d_can@481d0000";
    usb0 = "/ocp/usb@47400000/usb@47401000";
    usb1 = "/ocp/usb@47400000/usb@47401800";
    phy0 = "/ocp/usb@47400000/usb-phy@47401300";
    phy1 = "/ocp/usb@47400000/usb-phy@47401b00";
    ethernet0 = "/ocp/ethernet@4a100000/slave@4a100200";
    ethernet1 = "/ocp/ethernet@4a100000/slave@4a100300";
    };
    memory {
    device_type = "memory";
    reg = <0x80000000 0x20000000>;
    };
    cpus {
    #address-cells = <0x1>;
    #size-cells = <0x0>;
    cpu@0 {
    compatible = "arm,cortex-a8";
    device_type = "cpu";
    reg = <0x0>;
    operating-points = <0xf4240 0x149d58 0xc3500 0x139b88 0xafc80 0x139b88 0x927c0 0x12b128 0x7a120 0x112a88 0x493e0 0x112a88 0x43238 0x112a88>;
    voltage-tolerance = <0x2>;
    platform-opp-modifier = <0x2>;
    clocks = <0x3>;
    clock-names = "cpu";
    clock-latency = <0x493e0>;
    cpu0-supply = <0x4>;
    };
    };
    soc {
    compatible = "ti,omap-infra";
    mpu {
    compatible = "ti,omap3-mpu";
    ti,hwmods = "mpu";
    };
    };
    pinmux@44e10800 {
    compatible = "pinctrl-single";
    reg = <0x44e10800 0x238>;
    XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

  • Adjivas,

    4Gbits is equal to 512MBytes (4Gbits/8 = 512MBytes). So seems that u-boot detect DRAM size correctly.

    Regards,
    Pavel