TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    THVD4431A: THVD4431A: Clarification on Partial Power-Down (Ioff) protection and leakage current when VCC = 0V 0 Locked

    175 views
    1 reply
    Latest 5 months ago
    by Ethan Sempsrott
  • Answered

    DP83869HM: How to distinguish between Link up and Cable insertion 0 Locked

    314 views
    18 replies
    Latest 5 months ago
    by Gerome Cacho
  • Answered

    TRS3122E: Verify the Schematic Design 0 Locked

    129 views
    2 replies
    Latest 5 months ago
    by Ethan Sempsrott
  • Suggested Answer

    TXS0108E: TXS0108E: Occasional oscillation observed on SDA line during I2C direction change 0 Locked

    186 views
    2 replies
    Latest 5 months ago
    by Jack Guan
  • Not Answered

    DP83869HM: Question regarding internal pull-down resistors 0 Locked

    137 views
    3 replies
    Latest 5 months ago
    by Gregory Kobyakov
  • Answered

    DP83867E: PHY address strap-in voltages don't match expected values from provided RGZ Strap Tool Excel sheet 0 Locked

    510 views
    15 replies
    Latest 5 months ago
    by Justin Fausto
  • Not Answered

    TDP2004-Q1: TDP2004-Q1 PCB routing guidelines 0 Locked

    92 views
    1 reply
    Latest 5 months ago
    by David (ASIC) Liu
  • Not Answered

    TDP2004-Q1: TDP2004 for DP2.1 application 0 Locked

    100 views
    1 reply
    Latest 5 months ago
    by David (ASIC) Liu
  • Suggested Answer

    ONET1131EC: Peripheral component selection for monitoring photodiode of laser driver 'ONET1131EC' 0 Locked

    180 views
    1 reply
    Latest 5 months ago
    by Drew Miller1
  • Not Answered

    DP83848Q-Q1: MDIO Pull-up resuster 0 Locked

    93 views
    5 replies
    Latest 5 months ago
    by Gregory Kobyakov
  • Suggested Answer

    ONET1131EC: Peripheral component selection for monitoring photodiode of laser driver 'ONET1131EC' 0 Locked

    115 views
    1 reply
    Latest 5 months ago
    by Drew Miller1
  • Suggested Answer

    TCA9617A: Country of origin details required 0 Locked

    88 views
    1 reply
    Latest 5 months ago
    by Joshua Salinas
  • Suggested Answer

    SN74AXC2T245-Q1: Supported data rate for 3.3V to 3.3V translation(SN74AXC2T245RSWR) 0 Locked

    122 views
    1 reply
    Latest 5 months ago
    by Joshua Salinas
  • Suggested Answer

    PCA9536: Writing and reading upper four bits issue 0 Locked

    84 views
    1 reply
    Latest 5 months ago
    by Joshua Salinas
  • Suggested Answer

    DS90LV001: Is there any LVDS to LVDS buffer like DS90LV001 with temperature range up to 125ºC? 0 Locked

    115 views
    1 reply
    Latest 5 months ago
    by Ethan Sempsrott
  • Suggested Answer

    SN55LVCP22A-SP: Single Event Transient Data 0 Locked

    80 views
    1 reply
    Latest 5 months ago
    by Ethan Sempsrott
  • Answered

    DP83869HM: DP83869HMRGZ  fail in power cycle test 0 Locked

    113 views
    2 replies
    Latest 5 months ago
    by Shane Hauser
  • Answered

    TDP142-Q1: HPDIN, AUX questions 0 Locked

    207 views
    3 replies
    Latest 5 months ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB940N-Q1: DSI to CSI options 0 Locked

    166 views
    1 reply
    Latest 5 months ago
    by Jack Scherlag
  • Suggested Answer

    ESD441: Spice model of ESD441DPLR 0 Locked

    113 views
    1 reply
    Latest 5 months ago
    by Bryan Rodriguez de San Miguel
<>