TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DP83867ERGZ-R-EVM: Electrical Characteristics(Voh,Vol/Vih,Vil) of RGMII 0 Locked

    495 views
    2 replies
    Latest over 3 years ago
    by Gerome Cacho
  • Answered

    TUSB1002: SATA AC coupling caps/ferrites-fets 0 Locked

    285 views
    1 reply
    Latest over 3 years ago
    by Malik Barton57
  • Answered

    SN65LVDS9637: Hysteresis or Schmit Trigger on Input 0 Locked

    304 views
    3 replies
    Latest over 3 years ago
    by Malik Barton57
  • Answered

    DS92LV16: Buffer Functionality 0 Locked

    366 views
    3 replies
    Latest over 3 years ago
    by Malik Barton57
  • Suggested Answer

    TUSB215-Q1: TUSB215-Q1 Replace TUSB217-Q1 0 Locked

    499 views
    9 replies
    Latest over 3 years ago
    by Malik Barton57
  • Suggested Answer

    TCA39306-Q1: Enable voltage level 0 Locked

    467 views
    3 replies
    Latest over 3 years ago
    by Eric Schott1
  • Suggested Answer

    TCAN4550-Q1: Autosar driver 0 Locked

    287 views
    3 replies
    Latest over 3 years ago
    by Eric Schott1
  • Answered

    PCA9545A: whether the channel is in high impedance status when the channel is disabled? 0 Locked

    210 views
    1 reply
    Latest over 3 years ago
    by Clemens Ladisch
  • Answered

    DS90UB954-Q1EVM: SERIALIZER(DS90UB953) to Camera connections 0 Locked

    249 views
    1 reply
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Answered

    DP83TG720S-Q1: PHY Comm direct without MCU? 0 Locked

    362 views
    9 replies
    Latest over 3 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    P82B715: P82B715 design feasiblity 0 Locked

    391 views
    1 reply
    Latest over 3 years ago
    by Clemens Ladisch
  • Not Answered

    TLK6002: ARINC 818 Interface to FPGA 0 Locked

    677 views
    1 reply
    Latest over 3 years ago
    by Chandrakasan Ramesh
  • Not Answered

    DS90UB913A-Q1: Issues interfacing DS90UB913A Serializer to DS90UB960 Deserializer 0 Locked

    307 views
    3 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    TPS65983B: Two port TB3 device doesn't want to do PD negotiation on second port. 0 Locked

    864 views
    16 replies
    Latest over 3 years ago
    by Lyubomir Tomov
  • Suggested Answer

    DS90UB947-Q1: support data pattern of 1920*1080*60FPS under Single AC-coupled connection 0 Locked

    200 views
    3 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Answered

    DS90UB962-Q1: cannot open four cameras with UB953 0 Locked

    389 views
    9 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    TPS65987D: Not able to configure as DFP port 0 Locked

    262 views
    5 replies
    Latest over 3 years ago
    by Kedar_Sirdeshpande
  • Suggested Answer

    DS125DF111: How to determine the data rate SFP in datasheet 0 Locked

    636 views
    3 replies
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    DP83822I: RMII Master mode 50-MHz Reference Clock Accuracy and Rise/Fall Time value requirement 0 Locked

    424 views
    7 replies
    Latest over 3 years ago
    by Vikram Sharma
  • Not Answered

    DP83TC811R-Q1: debug driver issue 0 Locked

    341 views
    5 replies
    Latest over 3 years ago
    by Vikram Sharma
<>