TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    SN65HVD1040: Comm. Improvement 0 Locked

    224 views
    1 reply
    Latest 7 months ago
    by Michael Ikwuyum
  • Not Answered

    SCANSTA112: Is the device classified EAR99 0 Locked

    101 views
    1 reply
    Latest 7 months ago
    by Tatiana S - Admin
  • Suggested Answer

    TMS320DM368: TMS320DM368 0 Locked

    221 views
    1 reply
    Latest 7 months ago
    by Alex Bashkov
  • Not Answered

    DS280DF810: Avago LR 25G optics(CDA1203410002E1) is not working DS280DF810ABVR retimer chip 0 Locked

    137 views
    2 replies
    Latest 7 months ago
    by satish subbareddy
  • Not Answered

    TSWDC155EVM: Schematic Request for TSWDC155EVM for Custom System Design 0 Locked

    270 views
    0 replies
    Started 7 months ago
    by SEUNGKWON KIM
  • Not Answered

    TUSB7320: TI.TUSB7320 possible PCIe communication via adjust Payload dismatching condition 0 Locked

    222 views
    4 replies
    Latest 7 months ago
    by Brian Zhou
  • Answered

    TCAN1043A-Q1: TCAN1043A-Q1 support 24V systems? 0 Locked

    270 views
    7 replies
    Latest 7 months ago
    by dehua liu
  • Not Answered

    DS90UB9722-Q1: Datenblattanfrage abgelehnt 0 Locked

    107 views
    1 reply
    Latest 7 months ago
    by Darrah Merillat
  • Suggested Answer

    TUSB8041: TUSB8041 Errater 0 Locked

    168 views
    1 reply
    Latest 7 months ago
    by Brian Zhou
  • Not Answered

    DS90UB941AS-Q1: For TI 941, is a pull-up resistor required when using the REM_INTB pin? 0 Locked

    120 views
    1 reply
    Latest 7 months ago
    by Aaron Heng
  • Not Answered

    SN75DPHY440SS: SN75DPHY440SSRHRR – Question about Calculating Ta and Tc 0 Locked

    177 views
    7 replies
    Latest 7 months ago
    by David (ASIC) Liu
  • Not Answered

    DP83826E: Issue in communication using DP83826E PHY with our custom board 0 Locked

    268 views
    7 replies
    Latest 7 months ago
    by Evan Mayhew
  • Not Answered

    DS90UB954-Q1: COC and Impedance Measurment data for Gentex Corporation PO 3945191 0 Locked

    129 views
    1 reply
    Latest 7 months ago
    by Zoe Bison
  • Not Answered

    DP83825I: DP83825I PHY Link Hang after Stress Test (OMAP-L138/DaVinci EMAC) – Requires Software Reset to Recover 0 Locked

    339 views
    7 replies
    Latest 7 months ago
    by Gerome Cacho
  • Suggested Answer

    DS125BR401: Query regarding handling of unused channels in DS125BR401 redriver when I2C is not used 0 Locked

    158 views
    1 reply
    Latest 7 months ago
    by Charles
  • Suggested Answer

    TCA9617A: Unexpected B-Side Output Behavior of TCA9617A 0 Locked

    200 views
    2 replies
    Latest 7 months ago
    by Tyler Townsend
  • Not Answered

    LMH0318: LMH0318 Signal Detect failure 0 Locked

    117 views
    1 reply
    Latest 7 months ago
    by J
  • Not Answered

    TCA9617A: Query_Cisco_TI_15-14484-01_CB_Date code Issue 0 Locked

    168 views
    3 replies
    Latest 7 months ago
    by Tyler Townsend
  • Suggested Answer

    TCAN1044A-Q1: Communication failure issue 0 Locked

    203 views
    3 replies
    Latest 7 months ago
    by Michael Ikwuyum
  • Not Answered

    TCAN4550: Clarification on Power Configuration for TCAN4550RGYR 0 Locked

    139 views
    1 reply
    Latest 7 months ago
    by Jonathan Nerger
<>