TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822I: Link up debug with DP83822

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822I: 822/826 Odd Nibble Detection disable for EtherCAT application

    Hillman Lin
    Hillman Lin
    Part Number: DP83822I For 822/826 PHYs, Odd Nibbles Detection register need to be disable in order to prevent unexpected link loss in EtherCAT application. DP83826PHY: Odd Nibble Detection could be disable by strap 1 CLKOUT/LED1 pin in enhanced…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Can Auto-negotiation link up with Force mode on 100mbps?

    Hillman Lin
    Hillman Lin
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TRS3253E: level shifting using VL? 0 Locked

    481 views
    2 replies
    Latest over 5 years ago
    by [FAE] Andrew Wang
  • Answered

    DP83869HM: BSDL file 0 Locked

    789 views
    4 replies
    Latest over 5 years ago
    by Cecilia Reyes
  • Answered

    DP83867IR: TX Interface skew between different input types as it relates to timing 0 Locked

    354 views
    13 replies
    Latest over 5 years ago
    by Cecilia Reyes
  • Not Answered

    Rack Controller ( Ethernet or RS485) 10 Channel DAC . 20 Channel ADC, 12 x Digital I/O 0 Locked

    265 views
    1 reply
    Latest over 5 years ago
    by Collin Wells
  • Answered

    TLK10034: Need 10GB-KR to SFI fiber 0 Locked

    1109 views
    3 replies
    Latest over 5 years ago
    by Rodrigo Natal
  • Not Answered

    TFP401A: Unsteady output pixel clock with no signal input 0 Locked

    312 views
    3 replies
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Answered

    P82B96: Pull-up voltage 0 Locked

    255 views
    2 replies
    Latest over 5 years ago
    by BOBBY
  • Not Answered

    AM26C32: AM26C32 appliation questions 0 Locked

    1533 views
    3 replies
    Latest over 5 years ago
    by Hao L
  • Answered

    TCA9539: 9.2.1.2 Minimizing ICC When I/Os Control LEDs 0 Locked

    376 views
    1 reply
    Latest over 5 years ago
    by BOBBY
  • Not Answered

    TPD2EUSB30: Superspeed plus 0 Locked

    365 views
    3 replies
    Latest over 5 years ago
    by Andy Robles
  • Not Answered

    TPD4S009: TPD4S009 0 Locked

    236 views
    1 reply
    Latest over 5 years ago
    by Andy Robles
  • Suggested Answer

    TFP401: 24-bit TFP401 to drive an 18-bit LCD panel, possible? 0 Locked

    448 views
    2 replies
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Not Answered

    DS90UB960-Q1: pattern generator on two lanes csi2 setup is not working 0 Locked

    586 views
    3 replies
    Latest over 5 years ago
    by Casey McCrea
  • Answered

    TPS65988: Give priority to one USB type-C port? 0 Locked

    1193 views
    10 replies
    Latest over 5 years ago
    by Adam Mc Gaffin
  • Answered

    SN65DSI84: CHA/CHB swap due to layout limitation 0 Locked

    239 views
    1 reply
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    SN65DSI83EVM: Question on FPC EVM display connector? 0 Locked

    349 views
    1 reply
    Latest over 5 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    TUSB8044A: USB2.0 trace length of TUSB8044A 0 Locked

    222 views
    1 reply
    Latest over 5 years ago
    by JMMN
  • Answered

    SCANSTA112: SCANSTA112VSX/NOPB Mechanical data of TQFP package doesn't clearly state top- or bottom view of package 0 Locked

    299 views
    3 replies
    Latest over 5 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB1046A-DCI: Is TI/TUSB1046AI-DCIRNQR suitable for our application? 0 Locked

    2308 views
    3 replies
    Latest over 5 years ago
    by David (ASIC) Liu
  • Answered

    SN65DSI86: Does IRQ reflect cable removal? 0 Locked

    228 views
    6 replies
    Latest over 5 years ago
    by Roy Hsu
<>