TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UH948-Q1: How do you calculate the values required in the DS90UH948 White Balance LUT? 0 Locked

    347 views
    1 reply
    Latest over 7 years ago
    by Davor Glisic
  • Suggested Answer

    DP83867CR: DP83867IRRGZ auto-negotiation issues 0 Locked

    618 views
    3 replies
    Latest over 7 years ago
    by Rob Rodrigues
  • Answered

    DS90UB903Q-Q1: DS90UB903Q-Q1 Evaluation Kit not available 0 Locked

    444 views
    3 replies
    Latest over 7 years ago
    by Darryl Jeong
  • Answered

    DS90UA101-Q1: SERDES Multichannel_Application_Diagram_NoControlChannel 0 Locked

    1231 views
    5 replies
    Latest over 7 years ago
    by Davor Glisic
  • Not Answered

    DP83848K: EMI guidelines 0 Locked

    431 views
    1 reply
    Latest over 7 years ago
    by Aniruddha Khadye
  • Suggested Answer

    DS90UB964-Q1: Why dose it happen the error of LP transition error? 0 Locked

    608 views
    3 replies
    Latest over 7 years ago
    by Davor Glisic
  • Answered

    SN65DP159: SN65DP159RGZT IBIS-AMI Model 0 Locked

    285 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN75DP130: The SN75DP130DSRGZT output don't responce to the setting. 0 Locked

    965 views
    10 replies
    Latest over 7 years ago
    by David (ASIC) Liu
  • Answered

    HD3SS215: Paralleling two devices at the output port 0 Locked

    416 views
    3 replies
    Latest over 7 years ago
    by Brian Zhou
  • Answered

    SN65DSI86: Eye dirgram test Lane2 have lower level 0 Locked

    584 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90UB960-Q1: General Compatibility Questions 0 Locked

    555 views
    1 reply
    Latest over 7 years ago
    by Davor Glisic
  • Answered

    TPD6F003: Frequency Response 0 Locked

    554 views
    1 reply
    Latest over 7 years ago
    by Cameron Phillips
  • Suggested Answer

    DP83822EVM: DP83822EVM sample code 0 Locked

    723 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
  • Suggested Answer

    HD3SS3412: Gen4 solution 0 Locked

    309 views
    1 reply
    Latest over 7 years ago
    by Brian Zhou
  • Suggested Answer

    DS90UB954-Q1: 953 954 0 Locked

    668 views
    3 replies
    Latest over 7 years ago
    by Davor Glisic
  • Suggested Answer

    TUSB2046B: VID/PID requiremed when implenting a hub in production design? 0 Locked

    528 views
    3 replies
    Latest over 7 years ago
    by JMMN
  • Answered

    TCA9802: Undershoot at falling edge 0 Locked

    764 views
    5 replies
    Latest over 7 years ago
    by BOBBY
  • Answered

    DS90UB925Q-Q1: DS90UB925 to DS90UB926 screen display dithering 0 Locked

    433 views
    2 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB954-Q1: UB954 MIPI-CSI2 transmission, frame header is not recognized 0 Locked

    716 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB929-Q1: A DS90UB929-Q1 EVM board sales 0 Locked

    299 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
<>