TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: What is the potential swing levels of DP83TD510E when linking up with link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TD510E
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Ethernet PHY - Functional Safety FIT Rate, FMD and Pin FMA Reports

    James Lee
    James Lee
    We currently do not have Functional Safety FIT Rate, FMD, and Pin FMA Report available for devices released before DP83TC812.
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What different types of Reset are available on a TI Ethernet PHY?

    David Creger
    David Creger
    There are four different types of resets available on a TI Ethernet PHY, each with it's own use case. Pin Reset: Activated by asserting the Reset pin low. Digital core is reset, link up process will restart. All internal registers will reinitialize…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What is a WUP and how does a CAN transceiver send and receive a WUP on the BUS?

    Chris Ayoub
    Chris Ayoub
    Other Parts Discussed in Thread: TCAN1043A-Q1 Introduction Any CAN transceiver that has an Inhibit (INH) pin will also have a sleep mode. The purpose of the INH pin is to be able to automatically turn off the voltage regulator for your MCU/Board. This…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB935-Q1: FPD-Link Data Rate 3Gbps?

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB935-Q1 Does the DS90UB935-Q1 FPD-Link interface run at 3Gbps or 4Gbps?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB954-Q1: CSI-2 Lanes SER vs. DES

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB954-Q1 Does the number of CSI-2 lanes programmed for 954 need to match the number of input lanes for 953/935?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB953-Q1: Imager Data Rate Support

    Casey McCrea
    Casey McCrea
    Part Number: DS90UB953-Q1 ​​​Can the DS90UB953-Q1 support my imager?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: How to force 10/100/1000 Mbps speed in Ethernet PHYs?

    Evan Mayhew
    Evan Mayhew
    Part Number: DP83867E Other Parts Discussed in Thread: USB-2-MDIO To force a specific speed, auto-negotiation is left enabled while disabling advertisements for all non-desired speeds. The scripts to do this in the USB-2-MDIO interface for the DP83867…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] How to read and write Ethernet PHY registers using a Linux terminal?

    David Creger
    David Creger
    There are several different tools available in a Linux environment to read and write registers on a TI PHY. Several of these options are listed below. MII read: This is the only command which can and must be used in U-boot. Stop the autoboot process…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812S-Q1: How to disable 25MHz clock on clkout pin?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83TC812S-Q1 For DP83TC812S/R and DP83TC814-Q1 if clkout pin is not being used to provide a clock signal to another component, then it is recommended to shut down this clock output and reduce its impact on EM emissions. Clkout's output…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    Linux/DP83867E: Ping doesn't work in Linux 0 Locked

    618 views
    2 replies
    Latest over 7 years ago
    by Derek Parks
  • Answered

    SN65DP159: HDMI trace length question 0 Locked

    741 views
    1 reply
    Latest over 7 years ago
    by JMMN
  • Not Answered

    TUSB4020BI-Q1: ESD parameter 0 Locked

    479 views
    1 reply
    Latest over 7 years ago
    by JMMN
  • Answered

    SN65LVDS4: SN65LVDS4 - LVDS termination 0 Locked

    612 views
    2 replies
    Latest over 7 years ago
    by Sunset
  • Answered

    DS90UB925Q-Q1: Internal pull-down resister value 0 Locked

    1044 views
    6 replies
    Latest over 7 years ago
    by Davor Glisic
  • Answered

    DS90UB954-Q1: DS90UB954-Q1: test pattern can not be recognized by Intel soc 0 Locked

    1970 views
    4 replies
    Latest over 7 years ago
    by Dennis Fu
  • Suggested Answer

    SN6505A: input : 5V to 9V; output : isolated +15V/0.5A and -15V/0.5A 0 Locked

    636 views
    2 replies
    Latest over 7 years ago
    by Abhi Aarey
  • Answered

    TS3USB3031: question about MHL port (want to use USB2.0 high speed port) 0 Locked

    692 views
    2 replies
    Latest over 7 years ago
    by Malik Barton57
  • Answered

    TPS65981-Short circuit protect 0 Locked

    687 views
    5 replies
    Latest over 7 years ago
    by Eric Beljaars
  • Suggested Answer

    SN65HVD72: How many multiple transceivers can be connected in parallel to a bus cable 0 Locked

    482 views
    1 reply
    Latest over 7 years ago
    by Lucas Schulte9
  • Answered

    TCA8418: GPIO_DAT_STAT# "Read these twice to clear them"??? 0 Locked

    894 views
    4 replies
    Latest over 7 years ago
    by John Child
  • Answered

    TRS3232E-Q1: IBIS MODEL 0 Locked

    863 views
    2 replies
    Latest over 7 years ago
    by oscar martinelli
  • Suggested Answer

    DS90UB926Q-Q1: BIST mode for DS90UB926Q-Q1 0 Locked

    1265 views
    5 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB940-Q1: Reverse SPI function configuration of FPD LINK III 0 Locked

    1021 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90C387A: Interface of TFP403 with DS90C387A 0 Locked

    951 views
    3 replies
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    Find the solution for support timing supply 0 Locked

    358 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    ONET1131EC: ONET1131EC +ONET1151L test question 0 Locked

    1172 views
    1 reply
    Latest over 7 years ago
    by Liu Dong
  • Answered

    DS90UB925Q-Q1: Connect with DS90UB940-Q1 0 Locked

    358 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    DP83848C: Schematic review, odd waveforms, FCS errors, and request for a few debug ideas 0 Locked

    870 views
    6 replies
    Latest over 7 years ago
    by Ross Pimentel
  • Answered

    DP83822I: Under timing requirements for RGMII in the DP8322i data sheet, there is a requirement for rise / fall time of max 750ps .. !!! Can it really be right? 0 Locked

    689 views
    1 reply
    Latest over 7 years ago
    by Ross Pimentel
<>