TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] RGMII Timing - Align and Shift mode

    Gokul Koraganji
    Gokul Koraganji
    Definitions: TX_DATA[3:0], TX_CLK (naming of TI Ethernet PHYs) are transmitted by the MAC/(Repeater PHY) and RX_DATA[3:0], RX_CLK (naming of TI Ethernet PHYs) are transmitted by Ethernet PHY. S.No Mode Definition 1 PHY: RX Align…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB953-Q1: Register [0x32] : Function of the RX_PARITY_CHECK_ENABLE bit 0 Locked

    396 views
    1 reply
    Latest over 8 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB953-Q1: DS90UB953 MIPI input routing requiremnts 0 Locked

    2031 views
    3 replies
    Latest over 8 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB964-Q1: Registers Setting Example 0 Locked

    673 views
    2 replies
    Latest over 8 years ago
    by Kenichiro
  • Answered

    DP83867IS: 10BASE-Te 0 Locked

    8202 views
    18 replies
    Latest over 8 years ago
    by TS Yang
  • Answered

    SN65DSI86: SN65DSI86 PSR funtion 0 Locked

    716 views
    2 replies
    Latest over 8 years ago
    by John Liu59
  • Answered

    TPS2553-1: FAULT pin isn't asserted although deglitch time is already passed 0 Locked

    567 views
    1 reply
    Latest over 8 years ago
    by Michael Tan
  • Answered

    TPS2549-Q1: Pin Location 0 Locked

    1179 views
    3 replies
    Latest over 8 years ago
    by Yongqiang Sun
  • Answered

    TPS2553-1: current limit feature of TPS2553-1 0 Locked

    524 views
    1 reply
    Latest over 8 years ago
    by Michael Tan
  • Suggested Answer

    PCA9534: PCA9534 RGT package_datasheet confusion 0 Locked

    1282 views
    2 replies
    Latest over 8 years ago
    by Mike Wang2
  • Answered

    DS90UB914A-Q1: CMLOUT question 0 Locked

    873 views
    4 replies
    Latest over 8 years ago
    by Terry Wu2
  • Answered

    TPS2540: Behavior for overcurent 0 Locked

    824 views
    4 replies
    Latest over 8 years ago
    by Hirotaka Inoue
  • Answered

    DS90UB914A-Q1: Primary function for GPIO pins 0 Locked

    792 views
    3 replies
    Latest over 8 years ago
    by Charley Cai
  • Suggested Answer

    SN65HVD73: fail safe circuit 0 Locked

    1707 views
    5 replies
    Latest over 8 years ago
    by Dierk Bronner
  • Answered

    UCC21520: High-side driver 0 Locked

    1893 views
    6 replies
    Latest over 8 years ago
    by sung won kwon
  • Suggested Answer

    TUSB8041: TUSB8041 IBSI-AMI Model 0 Locked

    2477 views
    10 replies
    Latest over 8 years ago
    by Jorge Llamas (SWAT)
  • Suggested Answer

    DS90UB934-Q1: 2MP/30fps support format ? 0 Locked

    1014 views
    5 replies
    Latest over 8 years ago
    by Charley Cai
  • Suggested Answer

    DS90UB913A-Q1: Repeater mode support 0 Locked

    564 views
    1 reply
    Latest over 8 years ago
    by Liam Keese
  • Suggested Answer

    DS90UB953-Q1: Power-over-Coax Design Guidelines for DS90UB953-Q1 (SNLA272) is missing from website 0 Locked

    701 views
    1 reply
    Latest over 8 years ago
    by Liam Keese
  • Discussion

    Regarding TUSB1210 ULPI Transceiver chip Locked

    492 views
    1 reply
    Latest over 8 years ago
    by Diego Cortes
  • Suggested Answer

    SN65LVDT2: About EMI noise issue 0 Locked

    758 views
    3 replies
    Latest over 8 years ago
    by Dennis Wu
<>