TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMH1297: Can LMH1297 SDO+ and SDO− drive two separate 75-ohm BNC outputs? 0 Locked

    109 views
    1 reply
    Latest 1 month ago
    by David (ASIC) Liu
  • Answered

    LP5815DRLEVM: About the LP5815 I2C adrress 0 Locked

    111 views
    5 replies
    Latest 1 month ago
    by Felix Wang
  • Suggested Answer

    LMH1297: SPI programming of two LMH1297 devices in a daisy-chain configuration 0 Locked

    100 views
    2 replies
    Latest 1 month ago
    by Abhinav Sundriyal
  • Answered

    SN65DSI83-Q1: Question about EN 0 Locked

    99 views
    4 replies
    Latest 1 month ago
    by Austin Do
  • Answered

    LMH0070: Voltage at RSET pin 0 Locked

    78 views
    2 replies
    Latest 1 month ago
    by user6004480
  • Not Answered

    DP83869HM: Link Does Not Come Up in RGMII-to-1000BASE-X Mode Until the Fiber Cable Is Reinserted 0 Locked

    153 views
    5 replies
    Latest 1 month ago
    by Gregory Kobyakov
  • Answered

    TCAN1473-Q1: WAKE pin routing if unused (TCAN1473-Q1) 0 Locked

    97 views
    3 replies
    Latest 1 month ago
    by Ethan Sempsrott
  • Suggested Answer

    TCAN1145-Q1: Fullfillment of a certain requirement 0 Locked

    68 views
    1 reply
    Latest 1 month ago
    by Ethan Sempsrott
  • Answered

    TCAN1473-Q1: Maximum current consumption of TCAN1473-Q1 0 Locked

    61 views
    1 reply
    Latest 1 month ago
    by Ethan Sempsrott
  • Not Answered

    DP83TC817S-Q1: Request for DP83TC817S-Q1 Bootstrap / Strap Configuration Documentation 0 Locked

    73 views
    1 reply
    Latest 1 month ago
    by Drew Miller1
  • Not Answered

    DP83TC812R-Q1: DP83TC812RQFN36_WF (100BASE-T1) — PMA/PMD Status register intermittently reports "link down" despite verified-active link partner and fully validated MAC/driver 0 Locked

    92 views
    1 reply
    Latest 1 month ago
    by David Creger
  • Suggested Answer

    LMH1218: Inquiry regarding SDI circuit configuration 0 Locked

    50 views
    1 reply
    Latest 1 month ago
    by David (ASIC) Liu
  • Suggested Answer

    THVD2410V: Schematic Review - THVD2410VDRCR 0 Locked

    78 views
    2 replies
    Latest 1 month ago
    by Ethan White
  • Not Answered

    TPS25751: TPS25751DREFR Rise Time Issue 0 Locked

    77 views
    1 reply
    Latest 1 month ago
    by Chris Sterzik
  • Not Answered

    TCA39306: Topology 0 Locked

    93 views
    4 replies
    Latest 1 month ago
    by Tyler Townsend
  • Suggested Answer

    SN65MLVD204B: Verification of IBIS Model Behavior for SN65MLVD204B 0 Locked

    272 views
    12 replies
    Latest 1 month ago
    by Brandon Fisher94
  • Suggested Answer

    LSF0108-Q1: LSF0108QWRKSRQ1 Generating at VRef A voltage from VRef B even VRefA doesnt have any supplie 0 Locked

    84 views
    3 replies
    Latest 1 month ago
    by Tyler Townsend
  • Suggested Answer

    TCA9517-Q1: Question about TCA9517-Q1B side Vol 0 Locked

    87 views
    2 replies
    Latest 1 month ago
    by Tyler Townsend
  • Not Answered

    AM3352: Review of Schematic Section 0 Locked

    50 views
    1 reply
    Latest 1 month ago
    by Kallikuppa Sreenivasa
  • Not Answered

    DS560MB410: Question Regarding PAM4 Center-Eye Compression Observed with DS560MB410 0 Locked

    89 views
    0 replies
    Started 1 month ago
    by Imine Ryotaro
<>