TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TUSB1310A: Termination always active regardless of RX_TERMINATION strapping. 0 Locked

    344 views
    2 replies
    Latest over 9 years ago
    by John Gulbrandsen14
  • Answered

    SN65LVCP114 - What is AGC loop ? 0 Locked

    741 views
    6 replies
    Latest over 9 years ago
    by Kawai
  • Answered

    DS80PCIxxx - Supporting SDI scrambled data 0 Locked

    529 views
    2 replies
    Latest over 9 years ago
    by Kawai
  • Not Answered

    TUSB1310A: Acceptable external DC bias on SS RX pin? 0 Locked

    334 views
    1 reply
    Latest over 9 years ago
    by Gerardo
  • Suggested Answer

    DP83867E/IS temperature failure modes 0 Locked

    429 views
    1 reply
    Latest over 9 years ago
    by Ross Pimentel
  • Answered

    RJ45 with integrated magnetics 0 Locked

    859 views
    1 reply
    Latest over 9 years ago
    by Ross Pimentel
  • Answered

    TPD4S012 D+/D- pin swap 0 Locked

    778 views
    2 replies
    Latest over 9 years ago
    by Jason Petras
  • Suggested Answer

    SN65LVDS2 0 Locked

    429 views
    1 reply
    Latest over 9 years ago
    by Miguel Robertson
  • Not Answered

    DS90UB925Q-Q1 Hsync 0 Locked

    181 views
    0 replies
    Started over 9 years ago
    by Yu Li21
  • Not Answered

    TUSB7320 / Input & output specification of PCIe and USB3.0 0 Locked

    238 views
    1 reply
    Latest over 9 years ago
    by Elias Villegas M.
  • Not Answered

    Minimum Clock frequency for DS92CK16 ? 0 Locked

    374 views
    3 replies
    Latest over 9 years ago
    by Michael Lu (Santa Clara)
  • Suggested Answer

    SN65DP159 0 Locked

    1537 views
    13 replies
    Latest over 9 years ago
    by Bob Sachse
  • Answered

    dp83865: CRC error in packets received when configured for PHY loopback mode 0 Locked

    1493 views
    1 reply
    Latest over 9 years ago
    by Vineetha Thomas
  • Answered

    Full HD with DS90C387/8 0 Locked

    1423 views
    3 replies
    Latest over 9 years ago
    by ing_e2e
  • Not Answered

    TPD13S523 MHL Support 0 Locked

    673 views
    2 replies
    Latest over 9 years ago
    by yoshiki hasebe
  • Answered

    SN65HVD1040-Q1 Applicaiotn in short power-down and power off 0 Locked

    603 views
    2 replies
    Latest over 9 years ago
    by Na Xu
  • Answered

    Current of CANH,CANL,OUPUT for SN65HVDA1040A-Q1 0 Locked

    451 views
    2 replies
    Latest over 9 years ago
    by yoshiki hasebe
  • Suggested Answer

    DP83867 - Synchronized Clock Output 0 Locked

    520 views
    2 replies
    Latest over 9 years ago
    by Patrick OFarrell
  • Suggested Answer

    TNETE2201B Tjmax 0 Locked

    783 views
    6 replies
    Latest over 9 years ago
    by itabi
  • Answered

    DS150DF1610 / Datasheet 0 Locked

    377 views
    2 replies
    Latest over 9 years ago
    by Toshiyuki
<>