TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65DSI85: Cannot create display pipeline in IMX8MQ platform 0 Locked

    1085 views
    5 replies
    Latest over 1 year ago
    by Sean Hsieh
  • Suggested Answer

    SN65HVD234: CAN EMC Consideration 0 Locked

    444 views
    3 replies
    Latest over 1 year ago
    by Michael Ikwuyum
  • Suggested Answer

    DP83TC814S-Q1: Configuring SGMII Signal Characteristics 0 Locked

    304 views
    1 reply
    Latest over 1 year ago
    by Evan Su
  • Suggested Answer

    DP83869HM: Autonegotiation Strapping for RGMII to 1000Base-X configuration 0 Locked

    545 views
    1 reply
    Latest over 1 year ago
    by Shane Hauser
  • Answered

    AM26C31: Absolute Maximum Ratings of AM26C31 / AM26LS31 Output Pins 0 Locked

    509 views
    2 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    TDP0604: LV_DDC did not work after HPD_OUT assert 0 Locked

    675 views
    9 replies
    Latest over 1 year ago
    by J
  • Suggested Answer

    TCAN1043-Q1: Data transmission method 0 Locked

    256 views
    1 reply
    Latest over 1 year ago
    by Ethan Sempsrott
  • Answered

    TUSB321AI: Test board of TUSB321AI does not work 0 Locked

    522 views
    11 replies
    Latest over 1 year ago
    by Colin Cook1
  • Suggested Answer

    AM26LV32E: AM26LV32EIPWR Marking 0 Locked

    378 views
    1 reply
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    AM26LV31: Example circuit for Quad line driver and receiver 0 Locked

    813 views
    2 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    SN65LVDS1: Thermal information 0 Locked

    305 views
    2 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    DS280BR820: DS280BR820 0 Locked

    276 views
    1 reply
    Latest over 1 year ago
    by Drew Miller1
  • Answered

    DS250DF810: Would like to stop outputing signals until FPGA configuration is done. 0 Locked

    232 views
    1 reply
    Latest over 1 year ago
    by Drew Miller1
  • Answered

    TLIN1431-Q1: Unused LIMP / Wake / LIMP pin 0 Locked

    318 views
    1 reply
    Latest over 1 year ago
    by Sean Guo
  • Suggested Answer

    THVD1406: Rx(R) waveform will same as Tx(D) when I transmitt data. 0 Locked

    621 views
    6 replies
    Latest over 1 year ago
    by BOBBY
  • Suggested Answer

    DS90UB971-Q1: DS90UB9702-Q1 0 Locked

    387 views
    1 reply
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Answered

    DS90UB941AS-Q1: DS90UB941AS-Q1 connect to DS90UB948-Q1EVM,ALP tool fails to detect the DS90UB941AS-Q1 device 0 Locked

    1284 views
    18 replies
    Latest over 1 year ago
    by Takuma Fujiwara
  • Suggested Answer

    DS90UH983-Q1: DS90UH983-Q1 and DS90UH988-Q1 initial table 0 Locked

    911 views
    7 replies
    Latest over 1 year ago
    by Ikram Haque
  • Answered

    DS90UB941AS-Q1: Can we support single link with DOUT1? 0 Locked

    324 views
    2 replies
    Latest over 1 year ago
    by Ikram Haque
  • Suggested Answer

    TUSB2E221: insertion loss compensation for the trace length 0 Locked

    335 views
    1 reply
    Latest over 1 year ago
    by Nicholaus_Malone
<>