TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TUSB213: Power PAD 0 Locked

    370 views
    3 replies
    Latest over 2 years ago
    by Josh Baik
  • Suggested Answer

    DP83867CS: Input Power Requirements 0 Locked

    259 views
    2 replies
    Latest over 2 years ago
    by Gokul Koraganji
  • Not Answered

    DS125MB203: Ethernet switch Controller IC Survey 0 Locked

    707 views
    4 replies
    Latest over 2 years ago
    by Nick Saulnier
  • Answered

    DP83867CS: Jumbo Frame support 0 Locked

    429 views
    4 replies
    Latest over 2 years ago
    by Kei Kuwahara
  • Answered

    TDP142: Want to detect both source and sink recognize each other 0 Locked

    275 views
    5 replies
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TSB41AB3: Link Layer Controller required for this PHY Transceiver 0 Locked

    402 views
    1 reply
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    TCA9543A: Do we have EVM for TCA9543A? 0 Locked

    267 views
    1 reply
    Latest over 2 years ago
    by Clemens Ladisch
  • Answered

    DS10CP154A: Coupling capacitor for LVDS input signals 0 Locked

    300 views
    2 replies
    Latest over 2 years ago
    by Tomohisa Tagami
  • Answered

    TUSB322I: The CC state is always read by default state 0 Locked

    395 views
    8 replies
    Latest over 2 years ago
    by Amy Luo
  • Answered

    TLK110: TLK110 About NLP disable Register 0 Locked

    408 views
    5 replies
    Latest over 2 years ago
    by GR
  • Not Answered

    DP83TD510E: Network Jitter/Latency on SPE Link when running UDP Audio + TCP Video stream 0 Locked

    852 views
    9 replies
    Latest over 2 years ago
    by David Creger
  • Suggested Answer

    PCA9534: Termination of Unused IO 0 Locked

    271 views
    2 replies
    Latest over 2 years ago
    by Jack Guan
  • Answered

    DS90UB948-Q1: One UB948 connect two screen 0 Locked

    256 views
    1 reply
    Latest over 2 years ago
    by Ryan Kitto
  • Answered

    PCA9306: Vref1 is turned off, The I2C bus (Vref2 side) is still working? 0 Locked

    455 views
    4 replies
    Latest over 2 years ago
    by Jack Guan
  • Suggested Answer

    TMUXHS4212: Traffic errors (RSVDx) 0 Locked

    429 views
    7 replies
    Latest over 2 years ago
    by Brian Zhou
  • Answered

    HD3SS460: single endded signals 0 Locked

    205 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TMUXHS4412EVM: Unpopulated Jumpers 0 Locked

    275 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    SN65DP141: solution with HDCP? 0 Locked

    162 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Not Answered

    DP83826E: DP83826E RX_CLK/TX_CLK idle in MII mode after PHY reset 0 Locked

    169 views
    1 reply
    Latest over 2 years ago
    by Gokul Koraganji
  • Answered

    RS485 Interface 0 Locked

    380 views
    2 replies
    Latest over 2 years ago
    by Michael Bolt46
<>