TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DP83620: Regarding DP83620SQE 0 Locked

    240 views
    1 reply
    Latest over 2 years ago
    by Gerome Cacho
  • Answered

    DS560DF810 Datasheet request 0 Locked

    326 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Answered

    ONET4201PA: Presence or absence of evaluation board 0 Locked

    438 views
    3 replies
    Latest over 2 years ago
    by TOSHIKAZU HORI
  • Suggested Answer

    AM26LV32: Icc at Full Load 0 Locked

    275 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Not Answered

    THVD8000: Power over RS485 0 Locked

    345 views
    4 replies
    Latest over 2 years ago
    by Parker Dodson
  • Not Answered

    DS90UB941AS-Q1: DS90UB941+DS90UB948 splitter mode, but it has no display 0 Locked

    261 views
    1 reply
    Latest over 2 years ago
    by Shu Huang
  • Answered

    DS160PR410EVM-SMA: Slim SAS connector EVM 0 Locked

    295 views
    1 reply
    Latest over 2 years ago
    by David Waier
  • Suggested Answer

    SN65HVD1791: Some Inquiries 0 Locked

    366 views
    2 replies
    Latest over 2 years ago
    by Parker Dodson
  • Suggested Answer

    DS250DF810: Whether can be used under 100G situation 0 Locked

    308 views
    1 reply
    Latest over 2 years ago
    by Rodrigo Natal
  • Suggested Answer

    TUSB8020B: Exact meaning of "HUB in U1" and "HUB in U0" | Input supply current 0 Locked

    193 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TUSB4041I: OTP tool for TUSB4041IPAP USB Hub 0 Locked

    253 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65HVD09: IBIS or Spice model 0 Locked

    370 views
    5 replies
    Latest over 2 years ago
    by Parker Dodson
  • Answered

    DS90CR287: θjc and jb 0 Locked

    291 views
    3 replies
    Latest over 2 years ago
    by Hamzeh Jaradat
  • Answered

    TCA9539: Address pins floating 0 Locked

    228 views
    2 replies
    Latest over 2 years ago
    by Tyler Townsend
  • Answered

    TMDS181: Power-UP Timing Requirements 0 Locked

    254 views
    2 replies
    Latest over 2 years ago
    by Mike Yu
  • Suggested Answer

    SN65DSI85: I2C communication issues 0 Locked

    518 views
    1 reply
    Latest over 2 years ago
    by David (ASIC) Liu
  • Suggested Answer

    DS320PR810: PD0/1 Failsafe Modes 0 Locked

    186 views
    1 reply
    Latest over 2 years ago
    by Nasser Mohammadi
  • Suggested Answer

    TUSB8041: Schematic check 0 Locked

    313 views
    1 reply
    Latest over 2 years ago
    by Brian Zhou
  • Suggested Answer

    DP83869HM: Impedance control of MAC I/Os 0 Locked

    253 views
    1 reply
    Latest over 2 years ago
    by Gerome Cacho
  • Not Answered

    TUSB1210: Trouble setting up FPGA + TUSB1210 as device 0 Locked

    798 views
    12 replies
    Latest over 2 years ago
    by Brian Zhou
<>