TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Logic

Logic

Logic forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Logic support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search logic IC content or ask technical support questions on everything from voltage level translation and transceivers to standard logic gates and specialty logic devices. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] Why does my device not switch at VIH or VIL?

    Karan Kotadia
    Karan Kotadia
    Other Parts Discussed in Thread: SN74LVC1G08 FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ What is V IH and V IL ? JEDEC - V IH min is the least positive (most negative) value of high-level input voltage for which operation…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I size pull-up or pull-down resistors?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74AUP1G34 FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ Pull-up and pull-down resistors are required in many logic systems to provide a valid logic state when a wire connected to a CMOS input…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the maximum data rate (or operating frequency) for a logic gate or buffer?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: SN74LVC1G34 , SN74LVC1G79 FAQ: Logic and Voltage Translation > Timing Parameters >> Current FAQ ** NOTE ** This FAQ is in reference to push-pull output devices. Open-drain outputs will inherently have slower operating…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the output voltage (VOH or VOL) when the output current is X or the supply voltage is Y?

    Karan Kotadia
    Karan Kotadia
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ There are circumstances where you might want to know a VOH or VOL Value that is not given. I will describe two cases: If you want VOH for a supply voltage that is not given (for…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do the LSF translators work?

    Emrys Maier
    Emrys Maier
    Other Parts Discussed in Thread: LSF0101 , LSF0002 , LSF0102 , LSF0204 , LSF0204D , LSF0108 , LSF0102-Q1 , LSF0204-Q1 , LSF0108-Q1 FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ The LSF family of translators generates more questions…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How do I terminate any unused channels of a logic device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ CMOS Inputs All CMOS inputs must be terminated at either Vcc or Ground. The inputs of a CMOS device are high-impedance. These terminations can be through a resistor (for example…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] Are there voltage level translation / level shifter device recommendations for the industry standard interfaces like GPIO, SPI, UART, I2C, MDIO, RGMII, I2S etc?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Here are the voltage level translation device recommendations for various industry standard interfaces: Interface Recommended Device 3.6V Maximum 5.5V Maximum…
    • Answered
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] What is the default output of a latched device? (Flip-Flop, latch, register)

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Output Parameters >> Current FAQ Flip-flops, latches, and registers do not have a default state on power up. The output is in an 'unknown' state until data is clocked through. Because of this, SPICE simulation models…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] How does a slow or floating input affect a CMOS device?

    Emrys Maier
    Emrys Maier
    FAQ: Logic and Voltage Translation > Input Parameters >> Current FAQ There are two primary issues associated with slow and floating inputs. Not sure what a 'floating input' is? Please see our FAQ: What is a floating input or floating node? (1) Shoot…
    • over 6 years ago
    • Logic
    • Logic forum
  • [FAQ] If the OE pin is asserted to maintain Hi-Z at the IO, will it disconnect the internal pull-up resistors in TXS devices?

    ShreyasRao
    ShreyasRao
    FAQ: Logic and Voltage Translation > Voltage Translators >> Current FAQ Yes, the internal pull-up resistors are disconnected once OE is asserted(to enable High impedance on the IO ports) Additionally, if the device supports Vcc isolation feature …
    • over 6 years ago
    • Logic
    • Logic forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TXV0106: DP83867IR with TXV0106 Timing Budget 0 Locked

    379 views
    6 replies
    Latest over 1 year ago
    by Gerome Cacho
  • Suggested Answer

    TXS0102: TXS0102DCUR Issue 0 Locked

    339 views
    4 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    CD4028B: Package in datasheet shows a width of 5.3 mm wide but on your website for the package it shows 3.90 mm 0 Locked

    406 views
    2 replies
    Latest over 1 year ago
    by Bill Keith
  • Suggested Answer

    CD74HCT74: Spice Model of CD74HCT74 0 Locked

    137 views
    1 reply
    Latest over 1 year ago
    by Owen Westfall
  • Suggested Answer

    SN74LVC1G99: Could not output noise 0 Locked

    321 views
    3 replies
    Latest over 1 year ago
    by Owen Westfall
  • Suggested Answer

    SN74ACT74-EP: Question about PCN affecting in stock part 0 Locked

    284 views
    3 replies
    Latest over 1 year ago
    by Ian Graham
  • Suggested Answer

    SN74HC4020: SN74HC4020 0 Locked

    179 views
    1 reply
    Latest over 1 year ago
    by Ian Graham
  • Suggested Answer

    SN74HC00: SN74HC04 0 Locked

    243 views
    1 reply
    Latest over 1 year ago
    by Ian Graham
  • Suggested Answer

    CD74HC4538-Q1: https://e2e.ti.com/search?q=CD74HC4538-Q1&category=forum 0 Locked

    173 views
    1 reply
    Latest over 1 year ago
    by Owen Westfall
  • Answered

    SN74ALS232B: Need FIFO 64x4 async memory CDIP replacement for TI 57401 (formerly monolithic memories) aka PNs 5962-8952306EA, and CY7C401 0 Locked

    249 views
    1 reply
    Latest over 1 year ago
    by Ian Graham
  • Suggested Answer

    SN74HCS244-Q1: DFMEA, FIT rate, FMA and PIN FMA document support 0 Locked

    297 views
    3 replies
    Latest over 1 year ago
    by Malcolm Lyn
  • Suggested Answer

    SN54HCT244-SP: junction temperature details 0 Locked

    294 views
    1 reply
    Latest over 1 year ago
    by Malcolm Lyn
  • Suggested Answer

    SN74AVC1T45: pin number to in name mapping for dsbga package 0 Locked

    193 views
    1 reply
    Latest over 1 year ago
    by Michael Ikwuyum
  • Suggested Answer

    SN74LVC541A-Q1: SN74LVC541APWR 0 Locked

    209 views
    1 reply
    Latest over 1 year ago
    by Malcolm Lyn
  • Answered

    CD4018B: Functionality confirmation 0 Locked

    281 views
    4 replies
    Latest over 1 year ago
    by Malcolm Lyn
  • Answered

    SN74AVC32T245: Level Translation from 3.3V to 1.8V 0 Locked

    573 views
    11 replies
    Latest over 1 year ago
    by Uday Kumar Urimi
  • Suggested Answer

    SN74LVC2T45-EP: SN74LVC2T45MDCTTEP 0 Locked

    210 views
    1 reply
    Latest over 1 year ago
    by Michael Ikwuyum
  • Answered

    SN74AHC04: about Reflow Soldering 0 Locked

    334 views
    1 reply
    Latest over 1 year ago
    by Malcolm Lyn
  • Answered

    SN74AUC16245: Fast bus switching or selection in a 1v8 to 3v6 system 0 Locked

    373 views
    6 replies
    Latest over 1 year ago
    by Bill Kury
  • Answered

    SN74LVC1G123: Retrigger time requirement/calculation 0 Locked

    399 views
    5 replies
    Latest over 1 year ago
    by Ian Graham
<>