TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 2 months ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    LMX2582: issue 0 Locked

    253 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMX2594: Manual ramp mode not calibrating 0 Locked

    539 views
    2 replies
    Latest over 2 years ago
    by Christer Andersson
  • Suggested Answer

    LMX2582: 3rd order loop filter 0 Locked

    285 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Not Answered

    LMK04803: TICSPRO setting(HOLDOVER_TYPE) for LMK04803 0 Locked

    241 views
    1 reply
    Latest over 2 years ago
    by Andrea Vallenilla
  • Answered

    LMX2820: How is the INSTCAL_DDBLR_EN used 0 Locked

    573 views
    3 replies
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMK04832: LMK04832 Distribution Mode 0 Locked

    365 views
    6 replies
    Latest over 2 years ago
    by Noel Fung
  • Answered

    CDCE18005: Input clock for non-powered device 0 Locked

    286 views
    1 reply
    Latest over 2 years ago
    by Evan Su
  • Suggested Answer

    CDCM61002 Junction temperature 0 Locked

    265 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMK1D1204: For unused input 0 Locked

    396 views
    2 replies
    Latest over 2 years ago
    by takuya ikeda
  • Answered

    LMK01801: Register Programming 0 Locked

    288 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMK04828: Can one LMK04828 DCLKoutX drive another LMK04828 CLKin0 with DC-coupled differential LVDS signaling? 0 Locked

    722 views
    6 replies
    Latest over 2 years ago
    by Dan LeVasseur
  • Answered

    LMK03318: EEPROM hangs when trying to store from SRAM 0 Locked

    542 views
    8 replies
    Latest over 2 years ago
    by Anton Grounds
  • Suggested Answer

    LMX2820: Output phases relationship on the RFOUTA/RFOUTB 0 Locked

    395 views
    3 replies
    Latest over 2 years ago
    by Noel Fung
  • Not Answered

    LMK04828: Sync pulse to sysref pulse latency variation in multiple LMK04828 Device Output Synchronization by direct divider reset technique 0 Locked

    380 views
    1 reply
    Latest over 2 years ago
    by Andrea Vallenilla
  • Answered

    LMK1C1103: IBIS PowerAwere 0 Locked

    346 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    LMX2487: Lock time data 0 Locked

    525 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMX2594: About the setting of LMX2594 0 Locked

    296 views
    2 replies
    Latest over 2 years ago
    by akihiko yokouchi
  • Suggested Answer

    CDCDB2000: The length maximum of the clk output to end-device(including cable and connector) 0 Locked

    278 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Suggested Answer

    LMH1983: VCXO selection 0 Locked

    312 views
    1 reply
    Latest over 2 years ago
    by Noel Fung
  • Answered

    LMK03000: Multi-stage LMK03033 design shows worse clock synchronization than single chip 0 Locked

    788 views
    12 replies
    Latest over 2 years ago
    by Wolfgang Hennig
<>