TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    WEBENCH® Tools/CDCM7005: WEBENCH Clock Architect and CDCM7005-SP 0 Locked

    563 views
    1 reply
    Latest over 7 years ago
    by Arvind Sridhar
  • Suggested Answer

    CODELOADER: LMK4803B Ext VCO setting 0 Locked

    516 views
    3 replies
    Latest over 7 years ago
    by Noel Fung
  • Answered

    LMK00105: about LMK00105 support 1Hz 0 Locked

    473 views
    1 reply
    Latest over 7 years ago
    by Alan O
  • Suggested Answer

    LMK04828: Clock design Tool crashes frequently during Simulation / CodeLoader 4 crashes during Configuration 0 Locked

    412 views
    1 reply
    Latest over 7 years ago
    by Noel Fung
  • Suggested Answer

    NE555: NE555 0 Locked

    601 views
    2 replies
    Latest over 7 years ago
    by Ron Michallick
  • Suggested Answer

    Suggestion on high speed external clock module (1GHz/500MHz) for 500 MHz system synchronous design. 0 Locked

    557 views
    1 reply
    Latest over 7 years ago
    by Alan O
  • Suggested Answer

    LMX2592: OSCin and RFout circuit 0 Locked

    640 views
    1 reply
    Latest over 7 years ago
    by Hao Z
  • Suggested Answer

    LM555: Gnerate a square waveform 0 Locked

    1939 views
    12 replies
    Latest over 7 years ago
    by Ron Michallick
  • Suggested Answer

    Meta Watch 0 Locked

    801 views
    8 replies
    Latest over 7 years ago
    by Britta Ruelander
  • Answered

    LMK04906: CLK Spurs Depend on Divider Settings of the CLK Output Stage 0 Locked

    2182 views
    13 replies
    Latest over 7 years ago
    by Gruffalo
  • Answered

    CDCE949: about the unused port 0 Locked

    470 views
    3 replies
    Latest over 7 years ago
    by Alan O
  • Answered

    CDCLVC1106: larger output amplitude 0 Locked

    439 views
    2 replies
    Latest over 7 years ago
    by Jerry Zeng6
  • Answered

    LMK04828: Regarding SYSREF_DIV, DCLKOUTx_DIV values 0 Locked

    905 views
    7 replies
    Latest over 7 years ago
    by lakshmi sumala grandhe
  • Answered

    LMK04821: How to estimate parameter of External Loop filter 0 Locked

    353 views
    1 reply
    Latest over 7 years ago
    by Noel Fung
  • Suggested Answer

    LMK61E2EVM: control of LMK61XX oscillator programming tool 0 Locked

    783 views
    1 reply
    Latest over 7 years ago
    by Noel Fung
  • Answered

    CDCI6214: LVPECL for 156.25MHz 0 Locked

    839 views
    5 replies
    Latest over 7 years ago
    by Lane Boyd
  • Answered

    LMK04832: 4 wire SPI MISO configuration 0 Locked

    845 views
    2 replies
    Latest over 7 years ago
    by Richard Rogers
  • Suggested Answer

    TPL5111: Using this nano-timer with n-channel transistor to power electromagnet. 0 Locked

    549 views
    1 reply
    Latest over 7 years ago
    by Siva RaghuRam
  • Suggested Answer

    LMK03318: leakage when two power rail provide. 0 Locked

    273 views
    1 reply
    Latest over 7 years ago
    by Lane Boyd
  • Suggested Answer

    Clock Buffer-Distributor Required 0 Locked

    1484 views
    15 replies
    Latest over 7 years ago
    by Arvind Sridhar
<>