TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Clock & timing

Clock & timing

Clock & timing forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Clock & timing support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search clock & timing IC content or ask technical support questions on everything from clock synchronizers and generators to clock buffers and timers. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.

Create system solutions with Clock Tree Architect.
Frequent questions
  • [FAQ] TLC555: What are the performance differences expected for TLC555 PCN 20231130002.1?

    Ron Michallick
    Ron Michallick
    Part Number: TLC555 Other Parts Discussed in Thread: , TLC3555-Q1 , TLC3555 Tool/software: PCN 20231130002.1 is the “Qualification of RFAB using qualified Process Technology, Die Revision, Datasheet update and additional Assembly Site/BOM options…
    • Answered
    • 1 month ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Does TI have crosses for obsolete Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987 as per the Product Discontinuance Notice issued by ADI on March 22, 2022?

    Vibhu  Vanjari
    Vibhu Vanjari
    TI’s wide portfolio of RF PLLs & synthesizers features devices that are potential crosses for Analog Devices HMC103x, HMC7xx, HMC8xx PLL family products and other discontinued products such as ADF5610 and HMC987. With most of TI’s RF PLLs & synthesizers…
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] TPL5010: How to disable the watchdog function of TPL5010

    Dong Shen1
    Dong Shen1
    Part Number: TPL5010 Hi all, I am a FAE of TI,now my customer has a watchdog disabled problem, so I synchronously ask you for a solution: Problem Description: the customer's MCU wants to disable the watchdog function during the recording program…
    • Answered
    • over 3 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: How to connect the unused pins?

    Kia Rahbar
    Kia Rahbar
    When a pin on my clock buffer is not being used, what is the correct termination?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] Clock Buffers: Can my buffer handle an input while it is powered off?

    Aaron Black
    Aaron Black
    If my buffer is powered off can an input go into the device without damaging it?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: How to deal with the unused output differential pin in a RF synthesizer?

    Noel Fung
    Noel Fung
    I need single-ended output, how to deal with the unused output differential pin?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Sample programming code for RF synthesizers

    Noel Fung
    Noel Fung
    Can TI provide sample code to program RF synthesizers?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is MASH order and how to determine the suitable MASH order in RF synthesizers?

    Noel Fung
    Noel Fung
    Can you tell me what is MASH order and how to determine the suitable MASH order?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: What is PFD delay and how to determine the value?

    Noel Fung
    Noel Fung
    Can you tell me what is PFD delay and how to determine the value?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
  • [FAQ] RF synthesizers: Where is the Dean's book?

    Noel Fung
    Noel Fung
    I cannot find and download Dean Banerjee's PLL Performance, Simulation, and Design book. Can you tell me where I can get a copy?
    • Answered
    • over 4 years ago
    • Clock & timing
    • Clock & timing forum
>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    CDCLVP1204 / propagation delay 0 Locked

    626 views
    4 replies
    Latest over 10 years ago
    by Alan O
  • Answered

    I NEED CODE TO ACCELERATE AND DECCELERATE STEPPER MOTOR USING TIMERS IN MSP430F133. 0 Locked

    527 views
    1 reply
    Latest over 10 years ago
    by Arvind Sridhar
  • Answered

    CDCLVD1208 minimum frequency not stated in Datasheet 0 Locked

    436 views
    1 reply
    Latest over 10 years ago
    by Alan O
  • Not Answered

    High precision 2.45GHz phase detction 0 Locked

    500 views
    2 replies
    Latest over 10 years ago
    by Sandip
  • Answered

    TM4C123G + TIMER + Control servo 0 Locked

    555 views
    2 replies
    Latest over 10 years ago
    by Tr.Bao
  • Answered

    LMX2581EVM OscIn Power Levels 0 Locked

    695 views
    4 replies
    Latest over 10 years ago
    by pikafu
  • Answered

    CDCLVP110 power consumption 0 Locked

    488 views
    1 reply
    Latest over 10 years ago
    by Alan O
  • Answered

    LMK04828 skew between outputs 0 Locked

    320 views
    1 reply
    Latest over 10 years ago
    by Arvind Sridhar
  • Suggested Answer

    LMK04828 EVB Analog Delay Function 0 Locked

    492 views
    2 replies
    Latest over 10 years ago
    by Shant Moses
  • Answered

    CDCE62002 Start-up time 0 Locked

    300 views
    1 reply
    Latest over 10 years ago
    by Gabe Ayala
  • Answered

    What is for VBB in CDCLVD110A? 0 Locked

    878 views
    3 replies
    Latest over 10 years ago
    by Patrick Kammermayer
  • Not Answered

    LMK04828 CROSS TALK 0 Locked

    480 views
    2 replies
    Latest over 10 years ago
    by WhiteHorse
  • Answered

    LMK01000 Evaluation board 0 Locked

    639 views
    3 replies
    Latest over 10 years ago
    by Arvind Sridhar
  • Answered

    LMK04828 N1 divider max rate 0 Locked

    435 views
    4 replies
    Latest over 10 years ago
    by Shant Moses
  • Not Answered

    Clocking Module PSPICE Models 0 Locked

    309 views
    2 replies
    Latest over 10 years ago
    by _Lina
  • Answered

    CDCM9102 termination of unused pair 0 Locked

    532 views
    2 replies
    Latest over 10 years ago
    by Mike Hassanpour
  • Answered

    Clock Design Tool / About the noise of PLL integrated VCO. 0 Locked

    353 views
    1 reply
    Latest over 10 years ago
    by Alan O
  • Answered

    LMK01010 difference between low clock buffer and high clock buffer 0 Locked

    767 views
    1 reply
    Latest over 10 years ago
    by Arvind Sridhar
  • Not Answered

    CDCE72010/ phase difference of outputs after outputs were synchronised 0 Locked

    410 views
    3 replies
    Latest over 10 years ago
    by Ahmed Noeman
  • Answered

    How to use PLL2_N_CAL of LMK04828 0 Locked

    384 views
    1 reply
    Latest over 10 years ago
    by toshi-e2e
<>