TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TPS25750: EEPROM and Host implementation 0 Locked

    325 views
    2 replies
    Latest over 4 years ago
    by marian giuica
  • Not Answered

    DS90UB914A-Q1: pixel port mapping 0 Locked

    165 views
    3 replies
    Latest over 4 years ago
    by Nicholas Darash
  • Suggested Answer

    DS64BR111EVK: DS64BR111EVK 0 Locked

    169 views
    1 reply
    Latest over 4 years ago
    by Nasser Mohammadi
  • Suggested Answer

    DP83822I: LED_0 & LED_1 allowable current value and absolute maximum rating 0 Locked

    216 views
    5 replies
    Latest over 4 years ago
    by Joe Vanacore
  • Answered

    DP83867IR: IO_IMPEDANCE_CTRL setting of IO_MUX_CFG register 0 Locked

    207 views
    3 replies
    Latest over 4 years ago
    by Joe Vanacore
  • Suggested Answer

    DP83869HM: Power sequencing 0 Locked

    282 views
    1 reply
    Latest over 4 years ago
    by Joe Vanacore
  • Answered

    DS90UB953A-Q1: Bias voltage loss along filters and coaxial cable 0 Locked

    216 views
    1 reply
    Latest over 4 years ago
    by Nicholas Darash
  • Answered

    TPIC8101EVM: No signal from INT & CLK port 0 Locked

    304 views
    1 reply
    Latest over 4 years ago
    by Scott Bryson
  • Answered

    RS-485 Transceivers 0 Locked

    268 views
    2 replies
    Latest over 4 years ago
    by Eric Schott1
  • Suggested Answer

    TCAN4550-Q1: Circuit review 0 Locked

    231 views
    1 reply
    Latest over 4 years ago
    by Eric Schott1
  • Not Answered

    TPS25750: Reload patch over I2C 0 Locked

    856 views
    8 replies
    Latest over 4 years ago
    by Chuck Branch
  • Suggested Answer

    TPD1E05U06-Q1: PIN LCR fluctuate range after ESD test(power down mode) 0 Locked

    302 views
    1 reply
    Latest over 4 years ago
    by Matt Smith
  • Answered

    TCAN4551-Q1: Question about TCAN4551-Q1 0 Locked

    324 views
    1 reply
    Latest over 4 years ago
    by Eric Schott1
  • Answered

    TPS25750: I2C configuration with a host MCU and voltage configurations 0 Locked

    325 views
    2 replies
    Latest over 4 years ago
    by Connor Connaughton
  • Answered

    SN75LVPE802: About SN75LVPE802 signals direction 0 Locked

    243 views
    1 reply
    Latest over 4 years ago
    by Nasser Mohammadi
  • Suggested Answer

    PGA411-Q1 EVM change default settings 0 Locked

    191 views
    7 replies
    Latest over 4 years ago
    by John Miller - Sensing
  • Suggested Answer

    DS90UB948-Q1: State of OSSS when PLL is unlocked 0 Locked

    159 views
    3 replies
    Latest over 4 years ago
    by Logan Cummins
  • Suggested Answer

    P2P to FT232HL-REEL 0 Locked

    217 views
    6 replies
    Latest over 4 years ago
    by Brian Zhou
  • Suggested Answer

    DS90UB948-Q1: S90UB948 sync problems 0 Locked

    490 views
    9 replies
    Latest over 4 years ago
    by Michael.Walker
  • Suggested Answer

    DS90UB948-Q1: Unplug the signal line when Pattern Generation Mode 0 Locked

    232 views
    12 replies
    Latest over 4 years ago
    by Hamzeh Jaradat
<>