TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TCAN1043A-Q1: TCAN1043 IC Operation 0 Locked

    262 views
    1 reply
    Latest over 1 year ago
    by Sean Guo
  • Answered

    SN65DSI86: Tvcc_ramp is about 0.1ms, any risks 0 Locked

    215 views
    1 reply
    Latest over 1 year ago
    by Vishesh Pithadiya
  • Answered

    DP83867IR: What is the min max values Internal pullup and pulldown resistors 0 Locked

    304 views
    6 replies
    Latest over 1 year ago
    by William Weishaupt
  • Answered

    LMH0341: Yes 0 Locked

    195 views
    1 reply
    Latest over 1 year ago
    by Nasser Mohammadi
  • Suggested Answer

    TFP410: TFP410 - Internally deterministic? Use two in pararlel for dual-link DVI? 0 Locked

    349 views
    3 replies
    Latest over 1 year ago
    by David (ASIC) Liu
  • Suggested Answer

    LMH0070: LMH0070SQE/NOPB 0 Locked

    223 views
    1 reply
    Latest over 1 year ago
    by Nasser Mohammadi
  • Answered

    DS90UB954-Q1: How to configure for Eye pattern test using CMLOUT? 0 Locked

    669 views
    5 replies
    Latest over 1 year ago
    by Hamzeh Jaradat
  • Answered

    DP83TG720R-Q1: DP83TG720RWRHATQ1 0 Locked

    262 views
    4 replies
    Latest over 1 year ago
    by Mehdi Noroozi
  • Suggested Answer

    SN75LVPE5421: how can I get a sigcon RTE and profile that can support SN75LVPE5421 and SN75LVPE5412 0 Locked

    287 views
    3 replies
    Latest over 1 year ago
    by Nasser Mohammadi
  • Suggested Answer

    TCAN4550: Alternative power scheme options 0 Locked

    283 views
    1 reply
    Latest over 1 year ago
    by Jonathan Nerger
  • Not Answered

    TMUXHS4212: recommended AC coupling cap placement for 10G SFI application 0 Locked

    257 views
    1 reply
    Latest over 1 year ago
    by Brian Zhou
  • Suggested Answer

    TCAN4551-Q1: TCAN4551 0 Locked

    353 views
    1 reply
    Latest over 1 year ago
    by Jonathan Nerger
  • Suggested Answer

    TCAN4550: TCAN4550 0 Locked

    266 views
    1 reply
    Latest over 1 year ago
    by Jonathan Nerger
  • Answered

    ESDS311: ESD protection for microphone inputs on the TLV320AIC3106 codec 0 Locked

    424 views
    3 replies
    Latest over 1 year ago
    by Sebastian Muriel
  • Suggested Answer

    TCA9548A-Q1: Does the number of enabled gates affect the SCL rise time? 0 Locked

    379 views
    7 replies
    Latest over 1 year ago
    by Clemens Ladisch
  • Answered

    TUSB4020BI-Q1: probabilistic communication failure 0 Locked

    556 views
    15 replies
    Latest over 1 year ago
    by Brian Zhou
  • Answered

    DP83867IR: Internal Pull-Ups on JTAG Interface 0 Locked

    301 views
    2 replies
    Latest over 1 year ago
    by JP
  • Suggested Answer

    TRF1208-AFE7950EVM: Transceiver pinout check between AFE7950 and ZCU102 raises concern about incompatibility issue (positive pair connected to negative pair in the FPGA side) 0 Locked

    457 views
    1 reply
    Latest over 1 year ago
    by Geoff Roth
  • Answered

    TUSB4041I: Enable SDP VBUS without an upstream connection 0 Locked

    361 views
    6 replies
    Latest over 1 year ago
    by Eugene
  • Answered

    TCA9509: VILC requirement for B side 0 Locked

    489 views
    10 replies
    Latest over 1 year ago
    by Tyler Townsend
<>