TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TLK10232: TLK10232 : Unable to have a link for a XFI <-> 10GB-KR connection 0 Locked

    238 views
    4 replies
    Latest 5 months ago
    by Damien Gotfroi
  • Answered

    TPD1S514: ESD Clamping Information 0 Locked

    124 views
    2 replies
    Latest 5 months ago
    by Matt Mottier
  • Suggested Answer

    DS90LV019: DS90LV019 - Maximum Data rate 0 Locked

    110 views
    1 reply
    Latest 5 months ago
    by Matt Smith
  • Suggested Answer

    TXB0104: TXB0104 can suppot on the CANBUS / CANFD interface ? 0 Locked

    146 views
    1 reply
    Latest 5 months ago
    by Jack Guan
  • Answered

    SN65DSI86: On Time data +1 Locked

    178 views
    2 replies
    Latest 5 months ago
    by Will Jarrett
  • Suggested Answer

    TCAN1043A-Q1: Schematic review required - TCAN1043A-Q1 0 Locked

    176 views
    1 reply
    Latest 5 months ago
    by Michael Ikwuyum
  • Suggested Answer

    TCAN1043A-Q1: Does it follow ISO16845? 0 Locked

    130 views
    1 reply
    Latest 5 months ago
    by Michael Ikwuyum
  • Suggested Answer

    AM623: AM623x OSPI sustained throughput with DMA at 50 MHz (Octal SDR) 0 Locked

    279 views
    6 replies
    Latest 5 months ago
    by Vaibhav Kumar
  • Answered

    PCA9306: is PCM9306 possible to use for Lever Translator 1.8V <-> 1.5V 0 Locked

    341 views
    8 replies
    Latest 5 months ago
    by Shinichi Inoue
  • Answered

    DP83822EVM: Hardware design for using an integrated connector with the DP83822RHBR 0 Locked

    190 views
    3 replies
    Latest 5 months ago
    by David (ASIC) Liu
  • Answered

    DS100BR111: DS100BR111 review requirement 0 Locked

    252 views
    6 replies
    Latest 5 months ago
    by Vince Wen
  • Answered

    DS90UH983-Q1: Resource Access Guide 0 Locked

    159 views
    1 reply
    Latest 5 months ago
    by Miguel Bolante
  • Suggested Answer

    DS110DF111: XFI to SFI 0 Locked

    147 views
    1 reply
    Latest 5 months ago
    by Drew Miller1
  • Suggested Answer

    TXS0206A: Are there any recommendations for how close the TXS0206A should be to the SDCARD connector? 0 Locked

    240 views
    5 replies
    Latest 5 months ago
    by Jack Guan
  • Not Answered

    TPD4E1B06: discolorization leads 0 Locked

    298 views
    8 replies
    Latest 5 months ago
    by McKenzie Eaker
  • Suggested Answer

    SN65DSI84-Q1: SN65DSI84-Q1 Sequence DSI CLK HS mode Issue 0 Locked

    381 views
    7 replies
    Latest 5 months ago
    by Ikram Haque
  • Not Answered

    DS90UB948-Q1: Parameter consultation 0 Locked

    111 views
    1 reply
    Latest 5 months ago
    by Aaron Heng
  • Answered

    TCAN1042HGV: TCAN1042HGVD on an ISO CAN bus puts out Frame Stuffing Error on power up 0 Locked

    282 views
    4 replies
    Latest 5 months ago
    by Eric Hanisch
  • Suggested Answer

    DS160PR410: Different Combination to Achieve x2 structure. 0 Locked

    165 views
    1 reply
    Latest 5 months ago
    by Charles
  • Not Answered

    DS320PR1601RSCEVM: The problem with DS320PR1601 32-CHANNEL PCIE 5.0 DS320PR1601 Re-Driver Interface Evaluation Board 0 Locked

    511 views
    17 replies
    Latest 5 months ago
    by Gregory Kobyakov
<>