TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    LMH0341: 3G-SDI to TFT display via LMH0341 and DS90CF386 0 Locked

    1114 views
    4 replies
    Latest over 7 years ago
    by Dylan Riley
  • Answered

    SN65HVD3083E: How to reduce the influence of noise 0 Locked

    695 views
    1 reply
    Latest over 7 years ago
    by Miguel Robertson
  • Suggested Answer

    DS90UB925Q-Q1: Optical cable 0 Locked

    415 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    PCA9548A: Need to confirm pins status when reset 0 Locked

    1468 views
    3 replies
    Latest over 7 years ago
    by BOBBY
  • Answered

    TPS25810: TPS25810 STD/1.5A/3A capability advertisement on CC 0 Locked

    1224 views
    5 replies
    Latest over 7 years ago
    by Donovan Porter
  • Suggested Answer

    DS90UB929-Q1: Reducing Latency 0 Locked

    445 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Suggested Answer

    DS90UB926Q-Q1: Asking for the DS90UB926 revision history change 0 Locked

    513 views
    1 reply
    Latest over 7 years ago
    by Steven(Shenzhen) Shi
  • Answered

    HDMI-to-MIPI solution 0 Locked

    721 views
    3 replies
    Latest over 7 years ago
    by Bell Ye
  • Not Answered

    TUSB501: NEED SUPPORT FOR TUSB501 DESIGN ISSUE AND PCB LAYOUT PROBLEM 0 Locked

    530 views
    2 replies
    Latest over 7 years ago
    by Nicola Fiorucci
  • Suggested Answer

    DP83867E: PHY RX_ER Counter clarification 0 Locked

    938 views
    1 reply
    Latest over 7 years ago
    by Geet Modi
  • Suggested Answer

    DP83640: JTAG: is it necessary or purely a debug feature? 0 Locked

    553 views
    1 reply
    Latest over 7 years ago
    by Geet Modi
  • Suggested Answer

    Is Packet loss considered normal in p2p LAN ? 0 Locked

    481 views
    1 reply
    Latest over 7 years ago
    by Geet Modi
  • Suggested Answer

    HD3SS3220: common mode biasing 0 Locked

    334 views
    2 replies
    Latest over 7 years ago
    by Shmuel Davis
  • Suggested Answer

    DS90UH940-Q1: MIPI display interface 0 Locked

    600 views
    1 reply
    Latest over 7 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB940-Q1: pin map question 0 Locked

    329 views
    1 reply
    Latest over 7 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB925Q-Q1: I2S connection 0 Locked

    421 views
    3 replies
    Latest over 7 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB953-Q1: Register [0x32] : Function of the RX_PARITY_CHECK_ENABLE bit 0 Locked

    371 views
    1 reply
    Latest over 7 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB953-Q1: DS90UB953 MIPI input routing requiremnts 0 Locked

    1714 views
    3 replies
    Latest over 7 years ago
    by Vijaya Ceekala
  • Suggested Answer

    DS90UB964-Q1: Registers Setting Example 0 Locked

    583 views
    2 replies
    Latest over 7 years ago
    by Kenichiro
  • Answered

    DP83867IS: 10BASE-Te 0 Locked

    7601 views
    18 replies
    Latest over 7 years ago
    by TS Yang
<>