TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] SN65DSI86: Can DSI86 support 4k2k 60Hz?

    Michael Campbell
    Michael Campbell
    Part Number: SN65DSI86 I have a eDP panel which supports 3840 x 2160 at 60Hz 24bpp resolution. Can the DSI86 support this resolution?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS125DF1610: How to setup the device to generate different PRBS pattern

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS125DF1610 Sometimes for development/test purpose, you may want to have a 10GbE PRBS generator. How would you setup DS125DF1610 to generate these different PRBS patterns.
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS125DF1610: How to setup DS125DF1610 cross point registers?

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS125DF1610 You have different trace lengths on inputs of the DS125DF1610 device. How do you set up cross point registers to allow every channel CTLE to adapt to it's incoming signal loss characteristics?
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS125DF111: How to determine the data rate that device is lock to?

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS125DF111 DS125DF111 is locked and you want to know what is the data rate that device is locked at. What are the settings to determine DS125DF111 locked rate?
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] LMH0303: How to setup LMH0303EVM to operate in Pin mode or use external SMBus controller?

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: LMH0303 Other Parts Discussed in Thread: LMH0318 , SIGCONARCHITECT , LMH0397 , , LMH0307 , USB2ANY LMH0303EVM/LMH0307EVM GUI was developed using win XP OS. Majority of PCs now run win10 and it is incompatible with LMH0303EVM GUI. How do we…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: How to use SigconArchitect to program 16-bits User Defined Generator Pattern

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT There are two purposes for this FAQ: 1). Channel register settings - using FPGA or ASIC - to generate 16-bits user pattern used for mask compliance test or other purposes. 2…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] When implementing a USB 3.x signal redriver, what is the difference between pre-channel loss and post-channel loss?

    Malik Barton57
    Malik Barton57
    Other Parts Discussed in Thread: TUSB1002A I am implementing a USB 3.x signal redriver to help with signal integrity issues. I understand that a redriver provides equalization to the signal path but what losses are affected by this equalization?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] How do I debug a TI USB Hubs when downstream ports are non-operational?

    Malik Barton57
    Malik Barton57
    Other Parts Discussed in Thread: TUSB8044 , TUSB8041A , TUSB8043 , TUSB8042 , TUSB4020BI , TUSB8020B , TUSB8041 , TUSB4041I I have implemented a USB Hub with four USB 3.1 Gen / USB 2.0 ports using TUSB8044 however the downstream ports don’t work when…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TUSB1310A: Transceiver quality with legacy Intel chipset 0 Locked

    515 views
    11 replies
    Latest over 3 years ago
    by Brian Zhou
  • Not Answered

    TUSB8042A: TUSB8042A fail 0 Locked

    300 views
    3 replies
    Latest over 3 years ago
    by Brian Zhou
  • Suggested Answer

    DP83867CS: gM, Drive Level, Rneg, Vpp 0 Locked

    253 views
    2 replies
    Latest over 3 years ago
    by Gokul Koraganji
  • Answered

    TUSB212-Q1: Impact on DP/DM when VCC is not powered 0 Locked

    383 views
    1 reply
    Latest over 3 years ago
    by Brian Zhou
  • Suggested Answer

    HD3SS3212-Q1: HD3SS3212RKSRQ1 0 Locked

    713 views
    10 replies
    Latest over 3 years ago
    by Brian Zhou
  • Answered

    SN65DPHY440SS: In a CSI application, is it possible to invert N and P on both sides of the chip except for the clk ? 0 Locked

    543 views
    1 reply
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65C3223E: SN65C3223E data rate 0 Locked

    274 views
    2 replies
    Latest over 3 years ago
    by Parker Dodson
  • Answered

    THVD1406: About /SHDN pin 0 Locked

    2604 views
    5 replies
    Latest over 3 years ago
    by Hide
  • Discussion

    SN65HVD33: overshoot and undershoot requirement for driver input Pin5 Locked

    338 views
    1 reply
    Latest over 3 years ago
    by Parker Dodson
  • Answered

    DP83867IR:DP83867IR: About reference clock input timing 0 Locked

    374 views
    3 replies
    Latest over 3 years ago
    by Gokul Koraganji
  • Answered

    DP83848J: Should I connect thermal pad to GROUND or left it unconnected ? 0 Locked

    343 views
    1 reply
    Latest over 3 years ago
    by Gokul Koraganji
  • Not Answered

    SDIO to 1Gbps Ethernet MAC/PHY Interface device 0 Locked

    1685 views
    1 reply
    Latest over 3 years ago
    by Gokul Koraganji
  • Not Answered

    DP83TC814R-Q1: DP83TC814R-Q1 support for strap configuration & termination resistors 0 Locked

    577 views
    1 reply
    Latest over 3 years ago
    by Gokul Koraganji
  • Answered

    TCA9538: Check if the address pins (A0/A1) of TCA9538PW can be floating 0 Locked

    390 views
    3 replies
    Latest over 3 years ago
    by Kevin Jiang1
  • Not Answered

    DS92LV18: Differencial to single-ended by using baluns 0 Locked

    291 views
    2 replies
    Latest over 3 years ago
    by Hidenori Shiraki
  • Suggested Answer

    DP83867CS: SNLA290 clarification 0 Locked

    350 views
    3 replies
    Latest over 3 years ago
    by Vikram Sharma
  • Suggested Answer

    Is there any ready made option to convert the FPD link III connection to HDMI display 0 Locked

    414 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Suggested Answer

    DS90UB960-Q1: how to identify camera unplugged when using VC-ID 0 Locked

    355 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Suggested Answer

    DS90UB924-Q1: Can DS90UB924-Q1 support openLDi balanced mode? 0 Locked

    358 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Not Answered

    DP83TD510E: SPE&Multidrop solution 0 Locked

    490 views
    1 reply
    Latest over 3 years ago
    by Gokul Koraganji
<>