TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    DP83TD510E-EVM: SPE demo 0 Locked

    361 views
    2 replies
    Latest over 3 years ago
    by Robert Talich
  • Not Answered

    TUSB8041-Q1: Unable to connect more than two USB devices when using USB 3.0 0 Locked

    549 views
    9 replies
    Latest over 3 years ago
    by JMMN
  • Answered

    TUSB4020BI: Enable/Disable Downstream Port by SMBus Host in TUSB4020BI 0 Locked

    337 views
    2 replies
    Latest over 3 years ago
    by David Lin
  • Suggested Answer

    DS90UB941AS-Q1: DS90UB941AS-Q1+948 GPIO through config 0 Locked

    446 views
    4 replies
    Latest over 3 years ago
    by Hamzeh Jaradat
  • Answered

    HD3SS3220: schematic review request and questions 0 Locked

    340 views
    4 replies
    Latest over 3 years ago
    by Brian Zhou
  • Not Answered

    DS90UB941AS-Q1: UB941AS EMC test issue 0 Locked

    155 views
    1 reply
    Latest over 3 years ago
    by Logan Cummins
  • Answered

    PCA9535: Unused Interrupt pin 0 Locked

    197 views
    1 reply
    Latest over 3 years ago
    by Clemens Ladisch
  • Suggested Answer

    TUSB1044: Schematic Review 0 Locked

    913 views
    13 replies
    Latest over 3 years ago
    by Brian Zhou
  • Answered

    SN65LVDS048A: Package outline data 0 Locked

    207 views
    1 reply
    Latest over 3 years ago
    by Malik Barton57
  • Suggested Answer

    TVP5154A: Support of Pseudo differential Input 0 Locked

    331 views
    1 reply
    Latest over 3 years ago
    by Charles Tsai
  • Answered

    DS90UB941AS-Q1: DS90UB941AS-Q1 layout check requirement 0 Locked

    267 views
    3 replies
    Latest over 3 years ago
    by Statham Su
  • Not Answered

    TLK10081: GbE link aggregation and CTC 0 Locked

    354 views
    3 replies
    Latest over 3 years ago
    by Drew Miller1
  • Answered

    DP83TC811EVM: Dimension and mounting holes 0 Locked

    613 views
    7 replies
    Latest over 3 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    DP83869HM: Can VDDIO be powered up in advance of VDDA2P5 and VDDA1P1 0 Locked

    1004 views
    20 replies
    Latest over 3 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    TLK2711-SP: Power-On Reset Sequence 0 Locked

    298 views
    1 reply
    Latest over 3 years ago
    by Drew Miller1
  • Suggested Answer

    PCI1520: PCI1520IZWT_Qualification summary, ESD and Latch up data 0 Locked

    233 views
    1 reply
    Latest over 3 years ago
    by Nasser Mohammadi
  • Answered

    DS90UH928Q-Q1: HSD+2 unused cables when used in single channel mode 0 Locked

    247 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Not Answered

    DP83630: DP83630 0 Locked

    358 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Not Answered

    DP83620: Procedure for writing to ELAST_BUF[1:0] of RMII and Bypass Register 0 Locked

    170 views
    1 reply
    Latest over 3 years ago
    by David Creger
  • Not Answered

    DP83867IR: Whether software could be the same in DP83867IRPAPT and DP83867ERGZT 0 Locked

    131 views
    1 reply
    Latest over 3 years ago
    by David Creger
<>