TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UB960-Q1: Power integrity data for EVM 0 Locked

    174 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Suggested Answer

    DP83869HM: DP83869HM Strap Configuration to disable Signal Detect in Media Converter Mode 0 Locked

    541 views
    3 replies
    Latest over 3 years ago
    by Gerome Cacho
  • Suggested Answer

    DP83620: overshoot and undershoot 0 Locked

    385 views
    1 reply
    Latest over 3 years ago
    by Gerome Cacho
  • Suggested Answer

    DP83TG720S-Q1: DP83TG720S-Q1 SGMII calibration 0 Locked

    293 views
    1 reply
    Latest over 3 years ago
    by Gerome Cacho
  • Not Answered

    DP83869HM: PHY Detection over SMI Interface ( MDC/MDIO ) 0 Locked

    551 views
    1 reply
    Latest over 3 years ago
    by Gerome Cacho
  • Answered

    DS160PR822: Does device support 28Gbps operation? 0 Locked

    472 views
    6 replies
    Latest over 3 years ago
    by Mark Patton
  • Suggested Answer

    DS90UB954-Q1EVM: JAE connector/cable 0 Locked

    424 views
    1 reply
    Latest over 3 years ago
    by Casey McCrea
  • Answered

    TLK10034: access problem on the MDIO interface 0 Locked

    672 views
    7 replies
    Latest over 3 years ago
    by Rodrigo Natal
  • Answered

    TPS65987D: Hardware compatibility between TPS65987DDHRSHR and TPS65987DDKRSHR 0 Locked

    322 views
    1 reply
    Latest over 3 years ago
    by Chuck Branch
  • Answered

    ALP tool not starting 0 Locked

    411 views
    8 replies
    Latest over 3 years ago
    by Vishy Viswanathan
  • Answered

    TUSB8044A: Port Powered USB-C Hub 0 Locked

    353 views
    1 reply
    Latest over 3 years ago
    by Malik Barton57
  • Suggested Answer

    SDIO 50MHz Re-driver solution 0 Locked

    688 views
    3 replies
    Latest over 3 years ago
    by Nasser Mohammadi
  • Answered

    DS250DF230: DS250DF230 Programmer's Guide(SNLU182) 0 Locked

    989 views
    3 replies
    Latest over 3 years ago
    by Sean Iwasaki
  • Suggested Answer

    TUSB422: USB Hub Charge-Through port role swap to PC DRD/DRP 0 Locked

    1208 views
    6 replies
    Latest over 3 years ago
    by Malik Barton57
  • Answered

    DS26C32AT: Vcc Transient Above 7V 0 Locked

    228 views
    3 replies
    Latest over 3 years ago
    by Tyler Townsend
  • Suggested Answer

    PCA9306-Q1: Can Vref1 be equal to Vref2 0 Locked

    220 views
    1 reply
    Latest over 3 years ago
    by Tyler Townsend
  • Answered

    SN65LVDS390: SN65LVDS390PWR Thermal Values 0 Locked

    269 views
    4 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Not Answered

    TFP401: TFP401 does not output HSync when it is connected to PC's HDMI output. 0 Locked

    571 views
    14 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Suggested Answer

    SN65LVDS389: SN65LVDS389DBT Thermal Values 0 Locked

    226 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
  • Answered

    SN75DP149: DP/eDP to HDMI conversion solution 0 Locked

    1920 views
    3 replies
    Latest over 3 years ago
    by David (ASIC) Liu
<>