TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] When implementing a USB 3.x signal redriver, what is the difference between pre-channel loss and post-channel loss?

    Malik Barton57
    Malik Barton57
    Other Parts Discussed in Thread: TUSB1002A I am implementing a USB 3.x signal redriver to help with signal integrity issues. I understand that a redriver provides equalization to the signal path but what losses are affected by this equalization?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] How do I debug a TI USB Hubs when downstream ports are non-operational?

    Malik Barton57
    Malik Barton57
    Other Parts Discussed in Thread: TUSB8044 , TUSB8041A , TUSB8043 , TUSB8042 , TUSB4020BI , TUSB8020B , TUSB8041 , TUSB4041I I have implemented a USB Hub with four USB 3.1 Gen / USB 2.0 ports using TUSB8044 however the downstream ports don’t work when…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] How to Enable DSxxxDFxxx to Lock to Any Data Rate within VCO Range

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Other Parts Discussed in Thread: SIGCONARCHITECT In this example, we use a non-standard data rate - for example 24.33Gbps - and configure register settings to lock to this data rate. Note: Data rate MUST be within the device…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS280DF810: What are register settings to enable prbs generator and checker using a simple divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS280DF810 Using DS280DFxxx or DS250DFxxx we can use a simple divide by 2, 4, or 8 of the data rate clock to generate different prbs pattern at different data rates up to 28Gbps. What are the register settings to make this happen?
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] DS250DF410: How to setup PRBS pattern generation/checker using divide by 2, 4, or 8 clock

    Nasser Mohammadi
    Nasser Mohammadi
    Part Number: DS250DF410 Other Parts Discussed in Thread: SIGCONARCHITECT Using a simple clock, DS250DFxxx and DS280DFxxx can generate different prbs patterns at different data rate up to 28Gbps. To make it very simple, SigconArchitect can be used to achieve…
    • Answered
    • over 7 years ago
    • Interface
    • Interface forum
  • [FAQ] PCA9306: Voltage levels translation

    Simon Arthur
    Simon Arthur
    Part Number: PCA9306 To allow proper translation of I2C signals from one voltage reference to another, both the high-level and low-level voltage thresholds need to be translated. However, these threshold voltages are not mentioned in the datasheet of…
    • Answered
    • over 8 years ago
    • Interface
    • Interface forum
<

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DS90UH941AS-Q1: Internal CLK/External CLK/DSI CLK setting 0 Locked

    369 views
    3 replies
    Latest over 4 years ago
    by Casey McCrea
  • Answered

    DS90UB954-Q1: lock loss at cold temp 0 Locked

    222 views
    4 replies
    Latest over 4 years ago
    by David Mckinney
  • Suggested Answer

    SN65LVDS22: Differential Input to Accept Single Ended Levels 0 Locked

    337 views
    1 reply
    Latest over 4 years ago
    by David (ASIC) Liu
  • Answered

    DS90UB953A-Q1: D0 D1 pin swap 0 Locked

    165 views
    3 replies
    Latest over 4 years ago
    by Ryan Wang
  • Answered

    DS90UB941AS-Q1: VIDEO_18B_EN question on DATAPATH_CTL 0 Locked

    104 views
    1 reply
    Latest over 4 years ago
    by Hamzeh Jaradat
  • Answered

    DS90UB947-Q1: Could you let me know the range of Vout voltage of LF pin(20 pin) 0 Locked

    211 views
    5 replies
    Latest over 4 years ago
    by Hamzeh Jaradat
  • Not Answered

    TUSB2046B: Powercycling order needed? 0 Locked

    254 views
    10 replies
    Latest over 4 years ago
    by Daniel Nideröcker
  • Answered

    DP83620: DP83620_JTAG_Details 0 Locked

    225 views
    3 replies
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Suggested Answer

    DP83826I: Any ethernet switch solution against SJA1105 0 Locked

    169 views
    1 reply
    Latest over 4 years ago
    by Kallikuppa Sreenivasa
  • Answered

    TCA9800: Clock Stretching Off Consult 0 Locked

    403 views
    10 replies
    Latest over 4 years ago
    by BOBBY
  • Suggested Answer

    DS90UB948-Q1: Interface forum 0 Locked

    295 views
    8 replies
    Latest over 4 years ago
    by Solomon Ali
  • Not Answered

    TPS65988EVM: Are better schematics available? Hard to discern what portions are needed for integration of the part 0 Locked

    213 views
    1 reply
    Latest over 4 years ago
    by Hari Patel1
  • Answered

    SN65DSI84-Q1: Regarding the DSI DPHY lane clock requirement 0 Locked

    356 views
    2 replies
    Latest over 4 years ago
    by Arun Gangadharan
  • Answered

    DP83TD510E: Volume pricing and future 10BASE-T1L products 0 Locked

    294 views
    1 reply
    Latest over 4 years ago
    by Vikram Sharma
  • Suggested Answer

    DP83620: DP83620SQX/NOPB_Trace length constraints 0 Locked

    279 views
    5 replies
    Latest over 4 years ago
    by Vikram Sharma
  • Answered

    TUSB1046-DCI: Proper cross point switch for USB 3.1 Gen2, DisplayPort 1.4 0 Locked

    293 views
    2 replies
    Latest over 4 years ago
    by Ryotaro Fukui
  • Answered

    TPS65987D: PD3.0 controller which could be used for DisplayPort 1.4 0 Locked

    196 views
    2 replies
    Latest over 4 years ago
    by Ryotaro Fukui
  • Suggested Answer

    SN75LVDS83B: to support 16bits mode, RGB565 0 Locked

    399 views
    3 replies
    Latest over 4 years ago
    by Charley Cai
  • Suggested Answer

    TCAN4550-Q1: Power up sequence. 0 Locked

    146 views
    2 replies
    Latest over 4 years ago
    by Eric Schott1
  • Answered

    TCAN1051GV-Q1: Bus fault protection voltage 0 Locked

    508 views
    1 reply
    Latest over 4 years ago
    by Chris Ayoub
<>