TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83822IF: Fiber Link Status

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83822IF Other Parts Discussed in Thread: DP83822HF , The DP83822IF and DP83822HF are the fiber capable variants of the DP83822. Bit 2 in Register 0x0001 indicates link status for both Copper and Fiber modes of operation. In copper mode…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] Extended Register Space Access for Ethernet PHYs

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Our Ethernet PHYs have a standard set of registers, 0x0-0x1F, that can be accessed in a straight forward fashion. Registers beyond 0x1F require a different approach to access. This FAQ is intended to provide a few examples on how to read/write these…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] SN65DSI86: SN65DSI86 Resolution Guide

    Allison Noe
    Allison Noe
    Part Number: SN65DSI86 What display resolution will the SN65DSI86 support?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: What is the default mode of RGMII when using DP83867, shift or align?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83867E When bootstrapped to be in RGMII mode, DP83867 will be in shift mode by default; not align mode. The modes will be corroborated via Reg 0x32[1:0].
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83869HM: How to generate 125MHz on CLKOUT pin for DP83869

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83869HM DP83869HM needs an additional register to be written to enable CLKOUT modification. By default, this signal is a buffered version of the XI signal. Reg 0xC6 must have 0x10 written in order for the value in Reg 0x170[12:8] to take…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] TI Ethernet PHY Capacitive Coupling (Transformerless Operation)

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Other Parts Discussed in Thread: DP83869 Summary: All of our Industrial Ethernet PHYs support Transformer-less Operation via Capacitive Coupling except for the DP83867. The DP83867 does not support Transformer-less Operation. List of Industrial…
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867E: Ethernet PHY SGMII Vdiff Upper and Lower Input Limits

    Alvaro (Al-vuh-roe) Reyes
    Alvaro (Al-vuh-roe) Reyes
    Part Number: DP83867E Other Parts Discussed in Thread: DP83869 The DP83867 and DP83869 both have the same Vdiff Upper and Lower Input Limits of: 100 mV and 800 mV
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] What capacitance should my ESD diode be?

    Ethan Sempsrott
    Ethan Sempsrott
    Other Parts Discussed in Thread: ESD2CANXL24-Q1 , ESD2CAN24-Q1 , ESD2CANFD24-Q1 , ESD122 What should be considered when selecting a diode with parasitic capacitance?
    • Answered
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83825I: How to adjust the Output Differential Voltage (VOD) of the DP83825I

    David Creger
    David Creger
    4540.DP83825I VOD Adjustment.pptx
    • over 2 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TG720R-Q1: Why is my SGMII eye measurement distorted?

    Melissa Chang
    Melissa Chang
    Part Number: DP83TG720R-Q1 SGMII signal is high frequency low-voltage differential signal. Both layout design and measurements need to be accurate for good eye diagram capture. Common board design guidelines: 100ohms+/-10% differential traces…
    • over 2 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    DP83867E: RGMII connection issues - ARP Retry count exceeded, Tx buffer not ready 0 Locked

    4428 views
    10 replies
    Latest over 6 years ago
    by Hung Nguyen92
  • Suggested Answer

    DS80PCI810: need more information about register 0x01 0 Locked

    248 views
    1 reply
    Latest over 6 years ago
    by Lee Sledjeski
  • Answered

    ds90ub949 Q1 EVM will not detect my LVDS device. 0 Locked

    371 views
    3 replies
    Latest over 6 years ago
    by Matthew Harris1
  • Suggested Answer

    TUSB8041: Behavior in connecting high data rate devices 0 Locked

    205 views
    4 replies
    Latest over 6 years ago
    by JMMN
  • Answered

    TUSB8041: OTP writing 0 Locked

    489 views
    3 replies
    Latest over 6 years ago
    by JMMN
  • Suggested Answer

    TUSB7340: Schematic review 0 Locked

    738 views
    1 reply
    Latest over 6 years ago
    by JMMN
  • Answered

    DS90UB954-Q1: some parameters 0 Locked

    265 views
    1 reply
    Latest over 6 years ago
    by Casey McCrea
  • Suggested Answer

    TPS65981: GPIO Control over I2C 0 Locked

    723 views
    5 replies
    Latest over 6 years ago
    by Hari Patel1
  • Answered

    TPS65987DDJ: setting of source cap extended data block 0 Locked

    784 views
    3 replies
    Latest over 6 years ago
    by Scott T
  • Answered

    TUSB8041A: Enable/Disable Port During Runtime. 0 Locked

    304 views
    1 reply
    Latest over 6 years ago
    by JMMN
  • Answered

    AM26LS32A: Pullup resistor 0 Locked

    1079 views
    3 replies
    Latest over 6 years ago
    by Eric Hackett
  • Answered

    TMDS261B: Reference Design 0 Locked

    572 views
    1 reply
    Latest over 6 years ago
    by David (ASIC) Liu
  • Answered

    TPS65983B: RESETZ output issues vis-à-vis PP_EXT 0 Locked

    201 views
    1 reply
    Latest over 6 years ago
    by Scott T
  • Suggested Answer

    DS90UB913Q-Q1: product cycle 0 Locked

    255 views
    1 reply
    Latest over 6 years ago
    by Casey McCrea
  • Suggested Answer

    TPS65987D: How long does it take to complete the soft reset command? 0 Locked

    702 views
    5 replies
    Latest over 6 years ago
    by Scott T
  • Suggested Answer

    DS90UB928Q-Q1: ultra lower power mode to pass GPI signal 0 Locked

    227 views
    1 reply
    Latest over 6 years ago
    by Casey McCrea
  • Answered

    XIO2001: Register access type 0 Locked

    434 views
    3 replies
    Latest over 6 years ago
    by Ikechukwu Anyiam
  • Suggested Answer

    SN65DSI83: Current consumption compared with SN65DSI84 0 Locked

    307 views
    1 reply
    Latest over 6 years ago
    by Ikechukwu Anyiam
  • Answered

    SN65HVD05: I want to know about meaning of s sentenc in the datasheet 0 Locked

    351 views
    1 reply
    Latest over 6 years ago
    by Miguel Robertson
  • Suggested Answer

    SN75C1167: can slew be improved from the hardware configuration? 0 Locked

    490 views
    1 reply
    Latest over 6 years ago
    by Miguel Robertson
<>