TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UB960-Q1: BIST Duration

    ReedKacz
    ReedKacz
    Part Number: DS90UB960-Q1 Hi Team, What is the recommended duration to run the BIST? Thanks Reed
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select correct RGMII delay mode for PHY and MAC?

    Vikram Sharma
    Vikram Sharma
    RGMII standard asks for the introduction of delay in the clock (RX_CLK/TX_CLK) with respect to the respective data (RX_D*/RX_CTRL or TX_D*/TX_CTRL). This delay can be introduced at the source of the clock or at the receiver side. Following table should…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] How to select the crystal's ppm specification for an Ethernet system?

    Vikram Sharma
    Vikram Sharma
    Other Parts Discussed in Thread: DP83TC811 Ethernet data travels effectively from one MAC to another MAC with two Ethernet PHYs in between. Each of these 4 ICs can have their own reference clocks and crystal attached to each is the usual source of this…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867IR: DP83867 digital loopback fail, how to set MII and PCS loopback

    Richard Yang1
    Richard Yang1
    Part Number: DP83867IR Hi Team: Customer side need our help to find the root cause of DP83867 Communication failure issue from one failed board . could you please help to take a look at the attached , customer need to know How to enable MII and PCS…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    SN65HVD234: External Biasing at Vdd/2 0 Locked

    400 views
    4 replies
    Latest over 7 years ago
    by Antonio Fadhel
  • Suggested Answer

    USB Type-C sensor connection 0 Locked

    400 views
    3 replies
    Latest over 7 years ago
    by David (ASIC) Liu
  • Answered

    TUSB320: What's suggested capacitance requirements in DRP mode 0 Locked

    395 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Answered

    DS90UB934-Q1: DS90UB934-Q1 Power 0 Locked

    447 views
    3 replies
    Latest over 7 years ago
    by Hamzeh Jaradat
  • Suggested Answer

    TUSB1002A: Difference between TUSB1002A and TUSB1002 and position 0 Locked

    902 views
    3 replies
    Latest over 7 years ago
    by David (ASIC) Liu
  • Not Answered

    TUSB7320: USB3.0 signal integrity issues 0 Locked

    693 views
    3 replies
    Latest over 7 years ago
    by JMMN
  • Suggested Answer

    HD3SS215: Regarding 4X1 NON-Matrix switcher using HD3SS215 0 Locked

    343 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Suggested Answer

    HD3SS215: Can i use HD3SS215 to be designed as one DP input to two HDMI Output? 0 Locked

    288 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Answered

    mipi level shift 0 Locked

    1154 views
    1 reply
    Latest over 7 years ago
    by Dylan Hubbard
  • Answered

    TPS65987D: TPS65987D Which adapter to use for custom board configuration 0 Locked

    398 views
    4 replies
    Latest over 7 years ago
    by Angel Sanchez Garcia
  • Answered

    TPS65981: Application Customization Tool 4.03 Display Port Capabilities (Register 0x51) Doesn't allow for both Display Port 1.3 and USB Gen 2.0 Signal Rates 0 Locked

    386 views
    1 reply
    Latest over 7 years ago
    by Eric Beljaars
  • Answered

    TPD4E02B04: Full USB Type-C connector protection 3.1 Gen2 0 Locked

    526 views
    1 reply
    Latest over 7 years ago
    by Cameron Phillips
  • Answered

    TPD4E1U06: USB type-C 0 Locked

    281 views
    1 reply
    Latest over 7 years ago
    by Cameron Phillips
  • Suggested Answer

    MAX232: MAX232x Dual EIA-232 Drivers/Receivers 0 Locked

    913 views
    2 replies
    Latest over 7 years ago
    by Shibin Varghese
  • Answered

    DS90UB947-Q1: MODE_SEL1 and GPIOs 0 Locked

    655 views
    5 replies
    Latest over 7 years ago
    by Radio-Joe
  • Suggested Answer

    DS90UB948-Q1: LUT Function 0 Locked

    453 views
    1 reply
    Latest over 7 years ago
    by Radio-Joe
  • Answered

    TUSB1310A: EOL Plan 0 Locked

    309 views
    1 reply
    Latest over 7 years ago
    by Brian Zhou
  • Answered

    TCA6424A: Leakage current of INT pin and I/O setting individually. 0 Locked

    364 views
    2 replies
    Latest over 7 years ago
    by Kazuki Kuramochi
  • Answered

    MAX3222: tPHL,tPLH and tsk at Receiver Section of MAX3222 0 Locked

    998 views
    6 replies
    Latest over 7 years ago
    by yoshiki hasebe
  • Answered

    SN65DSI84: SN65DSI84 PLL_UNLOCK status 0 Locked

    628 views
    7 replies
    Latest over 7 years ago
    by Shuji Ishiwata
<>